BINARY SYSTEMS

Digital Systems:

A Digital system is defined as an interconnection of digitalmodules that manipulate discrete elements of information which is represented internally in the binary form.

Digital systems are playing a vital note in our daily life because of which we are netering the present technological period as digital age.

Fort and neliable solutions using switching techniques proved the tremendous power and wefulness of digital systems.

Digital Systems are used in communication, business transaction traditic Control, Space craft guidance, medical treatment, weather monitoring, the internet and many other commercial, industrial and scientific enterprises. Today we are enjoying digital telephones digital telephones digital telephones because of the development in digital technology.

These devices have Graphical user Interfaces (GUI's), which makes the user to interact with the digital system easily by making the choices from the Menu (ex) a group of i cons.

A GUI is nothing but a program that is written by the usen according to the application.

the characteristics of the digital systems in given below.

Characteristics of a digital system:

- * Digital System manipulates dyscrete elements of information.
- * Discrete elements of information is nothing but digits such as lo decimal digits, 26 letters of alphabets and so on.
- * In most of the digital systems the signals contain only two Values only, they one o, 1. Since they are having only two Values in number system, are can can the number system as binary number system.
- * Discrete elements of information are represented with a group of bits called binary codes, where a bit represents a binary digit (either o'or i'). For example the decimal digits o to 9 are represented in a digital system with a 4-bit code called BCD (Binary Coded Decimal)
- * Digital Systems like a digital computer ix a programmable device which can be programmed to perform a variety of tasks.
- If The digital system like a digital computer ix an interconnection of digital modules. The major cunits of a digital computer are a central processing cunit, memory cunit and input output cunit. The CPU perbound the arithmetic and logical operations. The programs and data prepared by the user can be entered into the system through an input device called keyboard and stored in the memory. The monitor and printer are the examples for output devices.

Advantages of Digital systems over Amalog systems:

- Elexibility: Digital systems one more flexible to design as it's design involves a set of logical steps. A digital system can be neconfigured for some other application simply by changing the software program. Where as in analog systems if we want to perborm any other operation we have to change the hard whre components.
- 2) Ease of design: Digital systems are easy to design than amaly.
- Accuracy: The accuracy of the digital systems is much higher than that of the analog systems. In analog systems the temperature variations and component tolerance etc are major problems due to which the high accuracy is not possible in analog systems
- Size and neliability: The digital systems are small in size more reliable and less expensive when Compare to analog systems
- programmability: Now-a-days, digital design is carried out by writing programs in handware description language (HDL).

 These languages allow to stimulate and test the perbolimance of digital Cincuity. This feature is very useful in designing critical digital systems.
- Reproducibility of the result: The output of analog systems vory with temperature, component aging, power supply vortage component tolerance and other factors. So it is difficult to produce the same nexult every time even with same set of inputs and Cincuits components. This is not the case with adjital systems. They always produce exactly same nexults with same

set of imputs and circuit components.

Dupgrading Technology: At digital technology is becoming more and more popular, more nexearch is going on in this field.

so, the technological upgrade is expected in the digital world.

Number systems:

number system is the basis of counting various items.

On hearing the term 'number all of us are familiar with decimal number system that includes ten digits: 0,1,2,3,4,5,6,7,8 and 9.

Modern computers are operated and communicated with binary number system that includes only two digits: 0,1.

For example let us take a decimal number (24). This number can be represented in birary as (1000)2. In this example, for decimal number (24) are nequire two digits and it's birary equivalent number (11000)2 require five digits. As we go on increasing the decimal number value the number of binary digits in it's equivalent himary number will also be increasing.

This fact gives rise to three new number systems that represent a linary number in a compressed form. They are

- i) octal
- 2) Hera Decimal
- 3) Binooy Coded Decimal (BCD).

These number systems are widely used to Compress the long. Strings of linary number.

Radix: (or) Base:

It specifies the number of symbols used for a particular number system.

Radix Point:

In any number system, the radix point specifies the dividing line between the integer part and fractional point.

the Decimal Number System:

It the decimal number system contains ten unique symbols: 0, 1,2, 3, 4, 5, 6, 7, 8 and 9. That means the radix (or) base of the decimal number system is lo.

In decimal number system we can express any decimal number in terms of whits, tens, hundreds, thousands --- etc.

* For example Let us consider a decimal number (5678.2), It can be nepresented as

(5678.2) = 5000+600+70+8+0.2

number system or base-10 number system.

= 5x103 + 6x10+ 7x10 + 8x10 + 2x10

*The position of a digit with reference to the decimal point determined the weight of that particular digit. The sum of all digits multiplied by the respective weights gives the total number.

In a decimal number the lebt most digit which has the highest weight is called as Most significant Digit (MSD) and the nightmost digit that has the lowest weight is called as Least Significant Digit (LSD). The decimal point separates the integer and fractional parts. It The decimal number system can also be called as radix-10

Binary Number system:

* The base (or) nadix of this number system is 2. Hence it has two independent symbols, they are 0 and 1.

- A binary digit present in a binary number is called as a bit. A bit can be either 0 (or) 1.
- * The binary number system can also be called as radix-2 number system.
- The binary point in a binary number seperates the integer part and fractional part.
- In binary number system the weights are expressed in terms of the powers of 2.
 - * By adding each digit multiplied by it's respective weight in the given binary number, we can obtain the decimal equivalent number.

= 1x8 + 1x4 + 0x2 + 1x1 + 1x0.5 +0x0.25 + 1x0.125

= 8+4+0+1+0.5+0+0.125

= (13.625)

Practice problems:) convert (10111.1001), into its decimal equivalent.

- 2) Convert (+00111-10111) into it's decimal equivalent
- 3) convert (101011.11011) into it's decimal equivalent

- * The base (or) radix of the octal number system is 8.

 Hence this number system has 8 independent symbols: 0, 1,2,

 3, 4, 5, 6 and 7.
- * This number system is also called as base -8 (or) radix-8 number system.
- * In the octal number system the weights are represented in terms of Powers of 8.

---8888 5888---

* By adding each digit of an octal number multiplied by it's respective weight we can obtain the decimal equivalent of the given octal number.

Example: Convert (2763.45) into it's equivalent decimal.

Sd (2763.45) = 2x8 + 7x8 + 6x8 + 3x8 + 4x8 + 5x8² $(2763.45) = 2x8^3 + 7x8 + 6x8 + 3x8 + 4x8$

= 1024 + 448 + 48 + 3 + 0.5 + 0.078125

= (1523.578125)10.

practice problems: convert the following octal numbers into their respective decimal equivalent numbers

i) (762.345) ii) (3467.25) iii) (675.36)


Hexa Decimal Number system:

- * The base (or) radix of the hexadecimal number system is 16.

 Hence this number system has 16 independent symbols: 0,1,2,3,4,5,6,7,8,9,A,B,C,D,E and F.
- * This number system is also called as base-16 number system (60)

nadix-16 number system.

* In the hera decimal number system the weights one represented in terms of Powers of 16.



* By adding each digit in the given heradecimal number multiplied by it's nespective weight we can obtain the decimal equivalent for the given heradecimal number.

Example: convert (9DEB.7A) into it's equivalent decimal number $\{9DEB.7A\}_{16}$ into it's equivalent decimal number $\{9DEB.7A\}_{16}$ = $9\times16+13\times16+14\times16+11$

= 36864 + 3328 + 224 +11 + 0.4375 + 0.0390625 = (40427.4765625)

practice problems: convert the following hera decimal numbers into their respective decimal equivalent numbers.

i) (687.A2) (ii) (96E.2F) (iii) (479.BD) (6

Note: * A group of 4 binary bits is called as a Nibble *

* A group of 8 binary bits is called as a Byte.

* A group of 16 binary bits is called as a word.

*** For Radix-1 number system the weights are interms of powers of n'

By adding each digit multiplied by it's respective weight we an obtain

it's decimal equivalent.

- systems. In this table the first 16 numbers present in the decimal, binary, octal and heradecimal number systems are listed.

Decimal (Base-10)	Binary (base-2)	octal (base-8)	Hexa becimal (Base-16)
0	0000	00	. 0
1	0001	01	1
a	0010	02	2.
3	0011	03	3
4	0100	04	4
5	0101	05	5
6	0110	06	6
7	0111	07	7
8	1000	10	8
9	1001	()	9
10	1010	12	Ð.
11	1011	13	В
12	1100	14	С
13	1101	15	D
14	1110	الد	E
15	1173	17	F

Counting in radix - n (or) base - n:

In Previous discussion we have seen the number systems with nadix equal to 10, 2, 8 and 16. Each number system has It set of symbols. For example decimal number system has nadix to and 10 set of symbols from 0 to 9. In binary system is inequal to 2 and it has 2 symbols from 0 to 1 (i.e 0,1).

In general we can say that, a number represented in radix - n, has n symbols in it's set and n can be any value.

For a particular radia value, the respective symbol set is shown in the below table.

	Radix-r (or) Base-r	Symbols in set.	
	2 (Binory)	0, 1	
	3	0,1,2	
	4	0, 1, 2, 3	
	5	0,1,2,3,4	
	6	0, 1, 2, 3, 4, 5	
	7	0,1,2,3,4,5,6	
	8 (octal)	0;1,2,3,4,5,6,7	
	9	0, 1, 2, 3, 4, 5, 6, 7, 8	
	10 (Decimal)	0,1,2,3,4,5,6,7,8,9	
	Ĭ1 :	0,1,2,3,4,5,6,7,8,9,A	
	12	0,1,2,3,4,5,6,7,8,9,A,B	
	13	0,1,2,3,4,5,6,7,8,9,A,B,C	
	14	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D	
	15	0, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E	
	16	o, 1, 2, 3, 4, 5, 6, 7, 8, 9, A, B, C, D, E, F	
- 1	2 1		

Converting any nadir number to decimal:

 Decimal equivalent number = $A_{m-1} n^{m-1} + A_{m-2} n^{m-2} + \cdots + A_{2} n^{2} n^{2} n^{2} n^{2} + \cdots + A_{2} n^{2} n^$

Extemple: convert (3102.12) to it's equivalent decimal.

Sol) Given (3102.12) which has radix 4. Hence the weight are assigned in terms of Powers of 4.

43444 414 4142 (3102.12)

The decimal equivalent number for $(3102.12)_{4}$ is $= 3x4^{3} + 1x4^{2} + 0x4^{4} + 2x4^{6} + 1x4^{4} + 2x4^{2}$ $= (210.375)_{10}$ $\therefore (3102.12)_{4} = (210.375)_{10}$

Practice problems: convert the following into their equivalent decimal.

i) (231.23), ii) (310.21) [11] (123.15)

Example convert (654.32) to it's equivalent decimal.

Soi) Since the given number $(654.32)_{7}$ has the radix -7, the weights are auxigned in terms of toward of 7. $\frac{7}{4} + \frac{1}{4} + \frac{7}{4} + \frac{7}{4} = 6x + 7 + 5x + 7 + 4x + 3x + 7 + 2x + 7$

= (333.4693878)

Practice problems convert i) (A98.7B) to it's equivalent decimal ii) (786.35) to it's equivalent decimal.

Number base conversions:

Binary to octal Conversion;

we know that the base for octal number system is 8 and the base for binary number system is 2. The base for octal number is the third Power of the base for binary. (i.e. 8=3). Therefore by grouping 3 digits of binary numbers and then conventing each group to it's octal equivalent, we can convert the given binary number to it's octal equivalent.

Example: Convert (10101101.0111) to octal equivalent.

<u>Solution</u>: Given binary (10101101.0111)2.

To convert a binary number to octal equivalent we need to follow the steps given below.

step1: Make groups of 3-bits starting from night most bit for integer part and Lebt most bit for fractional Part append 0's at the end it necessary.

Stepa: write the equivalent octal number for each group of 3-6ith.

step1: 010 101 101, 011 100

Steph: 2 5 5 . 3 4

·· (10101101:0111) = (255.34)

practice problems:

convert the following binary numbers to their equivalent octal numbers

i) (11001101111.01011) ii) (1010111011.101111)2

The octal to binary conversion is a neverse process of the Conversion of binary to octal. In this actal to binary conversion, each octal digit in the given octal number 1/2 neplaced by it's 3 bit binary equivalent to get the binary equivalent of it.

Example: convert (367.04) to it's equivalent binary number.

Sol) Given the octal number (367.04).

To convert the given octal number to binary we need to follow the steps given below.

Step1: white the equivalent 3-bit binary number for each octal digit in the given octal number.

Step 1: Remove leading and trailing 0's from the integer - part and fractional Parts respectively (if any)

3 6 7 . 0 4

Step 1: 011 110 111 , 000 100

step2: 11110111.0001

:. (367.04) = (11110111.0001)

Practice Problems: convert the following octal numbers to their equivalent binary numbers. i) (73.465) ii) (125.62) 8
Example: convert (35.764) to it's equivalent binary.

Set given octal number is (35.764).

step1: 011 101. 111 110 100

Step 2: 11101 · 1111101

.. (35.764) = (11101. 111101)

Binary to Hera decimal Conversion:

we know that the base of the henadecimal number system is 16 and the base of the binary number system is 2. The base of the hexadecimal number is the fourth power of the base for the binary numbers. Therefore by grouping 4 digits of binary numbers and then Converting each group to it's hexadecimal equivalent we can convert binary number to it's hexadecimal equivalent.

Sumple: convert (1101110110011.1010110110), & it's heradecimal equivalent.
Sol) Given binary number (1101110110011.1010110110),

To convert a binary number to it's hexadecimal equivalent we need to follow the following steps.

step1: make the group, of 4 bits starting from night most bit for integer part and lebt most bit for fractional parts append o's at the end if necessary.

Steph: write the equivalent hexadecimal number for each group of 4-6its.

Step1: 0001 | 1011 | 1011 | 0011 . 1010 | 1101 | 1000

practice problems:

(0 1001 1011 1110.011111) ii) (1010 11011.100101) (10101110 . 1001010) (10101110 . 10010101)

The nexadecimal to binary conversion in the reverse process of the Conversion of binary to hexadecimal. In this hexadecimal to binary conversion, each hexadecimal digit in the given hexadecimal mumber is replaced by it's 4-bit binary equivalent to get the binary equivalent to

Example: Convert (706.BA) to it's equivalent binary number.

sol)

Given the hexadecimal number (706.BA).

To convert the given heradecimal number to binary we need to follow the steps given below.

each digit in the given herea decimal number.

Step2: Remove the leading and trailing o's from the integer part and fractional Parts respectively (if any).

7 C 6 . B A Step1: 0111 1100 0110 1011 1010

step2: (11111000110.1011101)

:. (7C6.BA) = (11111000110.1011101)

Example 2: Convert (976.DAC) to it's equivalent binary number.

Sol Given hexadecimal number (976.DAC) (

Step1: 9 7 6 . D A C

Steps: (100101110110.1101101011)

:. (976. DAC) = (100101110110.1101101011)

Practice problems: convent of (GEA 5. BE) (11) (986. BED) to binary ...

octal to Hexa decimal Conversion:

In the process to convert a given octal number to it's hera decimal equivalent, the following steps are to be followed.

- i) convert the given odal number to it's binary quivalent.
- 2) convert this binary equivalent obtained in stept to it's hera decimal equivalent

Example: Convert (617.25) to it's heradecimal equivalent.

Sol: Given octal number is (617.25)

Step1: Write the equivalent 3 bit binary number for each octal digit in the given octal number.

steps: make group of 4-bits starting from right most bit for integer part and lebt most bit for fractional part and append o's at the end if necessary.

step 3: write the equivalent hexadecimal number for each group of 4 bits.

6 1 7 · 2 5

Step1: 110 001 111 010 101

Step2:0001/1000/1111 · 0101/0100

Step3: 1 8 F · 5 4

their equivalent Heradecimal numbers.

Hexadecimal to octal conversion:

To convert a hexadecimal number into octal, the following steps are to be followed.

- 1) Convert the given hexadecimal number to it's equivalent binary.
- 2) Convert the binary equivalent obtained in step 1 into it's octal equivalent.

Example: Convert (79D.AE) 16 into it's octal equivalent.

Set ?: Given hexadecimal number = (79D.AE)16

To convert hereadecimal to octal

- I) white the equivalent 4-bit binary number for each digit in the given herea decimal number
- 2) Make the group of 3 bits stooting from the right most bit for the integer part and the lebt most bit for the fractional part append o's at the end if required
- 3) write the equivalent octal number for each group of 361/2

7 9 D . AE

Step1: 0111 1001 1101. 1010 1110

stepz: 011 110, 011, 101. 101; 011, 100

step3: 3 6 3 5 · 5 3 4

practice problems: convert the following heradecimal number into octal equivalent. i) (BCGG. FA) (6 ii) (CD8.9F) (6 iii) (98B. EC) (6 iv) (F78G.CD) (6

conversion of Decimal to any radix:

The convension of decimal number to any radix is carried out in two steps.

- which is accomplished by using successive division method.
 - 2) The fractional part is to be convented into the desired radix which is done by using successive multiplication method.

successive division method for integer part conversion:

The integer part of the decimal number is divided by the new radix repeated by until the quotient is zero. The remainders are taken from bottom to top to form the new radix number.

Successive multiplication for fractional fart conversion:

the fractional part of the given decimal number is multiplied by the new readix that produces a product that has an integer part and a fractional part. The integer part is collected and the fractional part is again multiplied by the new madix. This process is continued until the fractional part is equal to This process is continued until the fractional part is equal to zero (or) until new radix number have substicient digits. The integer part of each product is to be taken from the integer part of each product is to be taken from the top to bottom to form the fractional part of the new radix number.

Example: Find the octal equivalent for the following decimal number. (659.825)

soly Given decimal number = (659.825)10 nequired radix is 8 as we need to find octal equivalent.

Fractional Part Conversion using successive multiplication method:

0.825 x 8 = 6.6
$$\Rightarrow$$
 6
0.6 x 8 = 4.8 \Rightarrow 4
0.8 x 8 = 6.4 \Rightarrow 6
0.4 x 8 = 3.2 \Rightarrow 3
0.2 x 8 = 1.6 \Rightarrow 1

Practice problems; i) convert (38475) to binary form.

ii) convert (9865.374), to it's hexadecimal equivalent.

Example: convert the following i)
$$(102.67)_8 = (?)_{12}$$

ii) $(345.21)_6 = (?)_7$

iii) $(A98B)_{12} = (?)_3$

To get hadir-12 number from the given octal number, firstly the octal number has to be converted into the decimal equivalent.

Now Convert this decimal equivalent number into radix-12 number.

0.859375 X12 = 10.3125
$$\Rightarrow$$
 A
0.3125 X12 = 3.75 \Rightarrow 3
0.75 X12 = 9.00 \Rightarrow 9

To get radix-7 equivalent number from the fiven radix-6 number firstly convert the given radix-6 number to decimal equivalent.

mber to decimal survacons.

(3 45.21)

=
$$(37.3611111)$$

= (137.3611111)

= (137.3611111)

NOW convert this decimal equivalent number into radix-7.

7
$$19-4$$
2-5
10 = (254)

0.3611111
$$\times 7 = 2.52737777 \Rightarrow 2$$

0.5277777 $\times 7 = 3.6944439 \Rightarrow 3$
0.6944439 $\times 7 = 4.8611073 \Rightarrow 4$
0.8611073 $\times 7 = 6.0277511 \Rightarrow 6$

To convert radix-12 number into radix-3, firstly it has to be converted into radix-10 (i.e decimal).

$$A 98B = 10 \times 12^{3} + 9 \times 12^{2} + 8 \times 12^{2} + 11 \times 12^{2}$$

$$= 17280 + 1296 + 96 + 11$$

$$= (18683)_{10}$$

Now convert this decimal equivalent number into it's equivalent radix-3 number.

Example: convert (76.275) to decimal and then to binary. Zar $(76.275)_{0} = (?)_{0}$ $8^{1}8^{0}8^{1}8^{2}8^{3}$ $7^{1}275 = 7x8 + 6x8 + 2x8^{1} + 7x8 + 5x8^{3}$ = (62,369140625) (62.369140625) has to be converted to binary. 262 2 31-0 1 2 15-1 2 3 -1 0.369140625X2 = 0.73828125=) 0 0.73828125x2 = 1.4765625 => 1 0.4765625 12 = 0.953125=) 0 0.953125 x2 = 1.90625 =) 1 0.90625 x 2 = \$.8125 => 1 0.8125 x 2 = 1.625 => 1 1 .. (62) = (111110)₂ i. (0.369140625) = (0.010111) .: (62.369 140625) = (111110.010111 101) If (79) = (17) = (142), Then find X, Y. 30() (79) = (117) x Converting (117) into decimal 117 = 1xx + 7 x x $= x^{2} + x + 7$ given (117) x = (79) " X2+X+7 = 79 (x+9)(x-8) = 0 x = -9, x = 8x2+x+7-79 =0 $x^2 + x - 72 = 0$ Radix Connot be negative $x^2 + 9x - 8x - 72 = 0$ x(x+9) - 8(x+9) = 0

" X=8.

Similarly, from the given problem $(42)_y = (74)_{10}$ $1 \cdot y^2 + 4 \cdot y + 2y^0 = 79$ $\Rightarrow y^2 + 4y - 77 = 0$ $y^2 + 11y - 7y - 77 = 0$ y(y+11) - 7(y+11) = 0 (y-7)(y+11) = 0y = 7 : y = -11

Radia Cannot be negative. SO Y=7.

.. X=8 , Y=7 ·

Example: (143) = (x), Then x =?

Sol) First of all convert (143) to decimal.

(143) = 1x52 + 4x51 + 3x5

=) (143) = (48) 10

NOW $(48)_{10} = (x)_6$, to get x value perform successive division with 6.

6/48

: (48) = (120) , X = 120.

Complements:

In digital computers, to simplify the subtraction operation and for logical operations complements are used.

In each radix system, there are two types of complements. They are is Radix complement as Diminished radix complement.

The tradix Complement is referred as 21's complement and the diminished tradix Complement is referred as 21-1's complement.

For example in binary system the radix is a. so the two Possible Complements in the binary number system are

2's complement and i's complement. In Decimal number - system we have lo's complement and 9's complement.

In octal we have the 8's complement and 7's complement. In hexadecimal we have 16's complement and 15's complement.

i's complement representation

the is comprement of a given binary number is obtained by replacing all is with o's and all o's with i's.

The 1's complement of a binary number is obtained by subtracting each bit of the given binary number from 1.
2's complement representation:

The l's complement of a given binary number it obtained by adding 1 to the LSB of the 1's complement of that number. Example:

Find the 1's complement and l's complement of the following

Find the is complement and a's complement of the following binary numbers. i> 10110110 ii> 11001011

Sol) i) given binary number = (10110110)2 1's complement = 01001001

2's complement = 01001001

... 2's complement = 0100 1010

(i) Given binary number = (100 1011)2 1's complement = (0011 0100) 2's complement = 0011 0100

: 2's complement = 0011 0101

The digital computers will perboism various arithmetic operations and logical operations. The bossic arithmetic operations in the sinary one 1. Binary Addition 2. Binary Subtraction 3. Binary Multiplication and 4. Binary Division.

Binary Addition:

The binary addition involves the four elementary operations given below. i) 0+0=0

Example: Perborm the binary addition between (11001011) (1101010)

Sol)

Given binary numbers are (11001011) and (11011010)

Example: Add (28), and (15), by conventing them to binary.

$$2 \frac{28}{2 \cdot 1 \cdot 0}$$

$$2 \frac{14-0}{2 \cdot 3-1}$$

$$2 \frac{3-1}{3-1}$$

$$3 \frac{3-1}{3-1}$$

$$3$$

Binary Subtraction:

The binary subtraction includes four basic operations.

They are
$$i > 0-0=0$$

 $i > 0-1=1$ with borrow 1
 $i > 1-0=1$
 $i > 1-1=0$

X - Y

X = Minuend, Y = Subtrahend

In all the four operations shown above subtrahend bit is subtracted from the minuend bit. In the second case (1-e 0-1=1 with borrow 1) the minuend bit is smaller than the subtrahend bit hence i's taken as borrow.

NOTE: It is easy to Perborm the subtraction manually by a numan being. But it is difficult to implement in a computer. So the computer uses complement methods to terborm the subtraction operation.

Binary subtraction using its complement method:

the operation A-B is perbormed using the following steps.

- 1. Find the is complement of B.
- 2. Add i's complement of B with A.
- 3. If carry is generated the result is Poxitive and in the true form. Add carry to the result to get the final result.
- 4. If carry is not generated the result is negative and in the i's complement form. Find the 1's complement of the nexult to get the final result.

Ex: Perform (88) 10-15) 10 using i's complement method.

Sol) Given number one
$$(28)_{10}$$
 and $(15)_{10}$ $(28)_{10} = (11100)_{2}$ $(15)_{10} = (1111)_{2}$

The number of bits in the binary equivalent of (88) 10 is five where as in (15) it is four. So append a 0 in the left side of the binary equivalent of (15) to make it 5 bits.

1147

NOW i's complement of (15) = 10000

Adding is complement of (15), with (28), using binary addition.

11100

since carry in generated, the result is Positive and in the true form. Now add carry to the result 01100 to get the final result

Perbarm (15) - (28) 10 curing 1's complement method.

Sel) given numbers are (15), and (28).

$$(15)_{10} = (1111)_{2}$$
 $(28)_{10} = (1100)_{1}$

To make the number of bits erual in both the numbers, append a zero (o) in the relt side of 15.

Now 1's complement of (28) = (1100) is (00011)2 Add the 1's complement of (21) with (15), wring binary addition

Here no carry is generated Hence the nexult is negative and in is complement form.

1's complement of 10010 is = 01101 = (13)10

Elli Perboim (31) - (19) wring 6bit 1's complement method.

numbers are (21)10 and (9)10

આ)

$$(21)_{10} = (11111)_{2}$$
, $(19)_{10} = (10011)_{2}$

given 651t 1's complement method. So the binary equivalent of (31) and (19) should have 6 bits each. so add one zero to the lebt side of (31)10 and (19)10 to make them 6 bit.

NOW is complement of (19)10 = 101100

Add 1's complement of (19)10 with (31)10 using binary addition

since carry ingenerated menelt is Positive and in the true form, add carry to the result 001011 to get final result.

The operation A-Busing 2's complement method is Pentolmed by using the following steps.

13

> Find the 2's Complement of B.

2) Add 2'x Comprement of B with A.

3) If the carry is generated the nexult is positive and in the true film. Ignore the carry to get the final nexult.

If the carry is generated the nexult is negative and in the 2's Complement form. Find the 2's Complement of the nexult to get the final nexult.

ENO Find (37) - (25) tusing 2's Complement method.

Given numbers are (37) = (100101)

(25) = (11001)2

The number of bits in the binary of (25) is one bit less than (27). So append a zero to the lebt of (25) .

2's complement of (25) = ?

i's complement of (25) = 100110

2's complement of (25) = 100110

Adding a's complement of (25), and (27) using bishary addition

100101 100111 001100

Since a carry is generated the nexult is Positive and in true form. Discard the carry to get the final result. *

(37) 10-85) 10 = + (001100) = + (12) 10.

Find (25) - (37) wring 2's Complement method.

Given numbers are (25) and (37) 10 ક્યે)

$$(25)_{10} = (1100)_{2}$$

To equate the number of bits in each equivalent value, append a zero to the left of (25)10.

2's complement of (37), =?

i's complement of (37) = 011010

2's Complement of (37) = 011011

Add 2's complement of (37) with (25) wsing binary addition

011001

Since carry is not generated the nesult is negative and in 2's

Complement form.

$$(25)_{10} - (37)_{10} = (-001100)_{2} = (-12)_{10}$$

Practice problems:

Find the following using is Complement method

i) (69) - (35) (43) - (78) 10

2) Find the following using 2's complement method.

i) $(55)_{10}$ - $(28)_{10}$ (i) $(39)_{10}$ - $(48)_{10}$

Binary Multiplication:

the multiplication process for binary numbers is similar to the decimal numbers. Actually binary multiplication is simple than decimal multiplication, since it involves only is and o's.

This Process involves the following four elementary operations.

Oxo = 0

0 = 1 X D

1 x0 = 0

111 = 1

Ex: multiply (1101) by (101) wring sinary multiplication.

sol) Here we need to find (10) x(0),

Here (101) is multiplicand and (01) is multiplier.

1101 X 101

 $(1101)_2 \times (101)_2 = (10000001)_2 = (65)_{10}$

Ex: multiply (101.11) and (110.01) wing binary multiplication.

Sol).

101.11 × 110.01

Fractional digita in the multiplication nesult = Fractional digits in the multiplicand + Fractional digits in the multiplican.

$$= 2+2$$

$$= 4$$

$$\therefore (101.11)_{2} \times (110.01)_{2} = (100011.1111)_{2} = (35.9375)_{10}$$

bineary multiplication.

Binory Division:

numbers. In binary division, division by a has no meaning.

The two elementary operations of binary division are

0:1=0

1:1-1

Ex: Divide (1101101) by (110),

quotient = (100100), Remainder = (11),

Practice problems: find is (10101101) - (100) is (110101011) - (111)2

signed Binary Numbers:

In practice, we use plus (+) sign to represent a Positive number and minus (-) sign to represent a negative number. But in Computery due to some limitations, both Positive and negative numbers are represented with only binary digits.

In general any binary number may belong to any one of these two categories given below.

1. Un signed Linary rumbers

2. Signed Limary numbers.

An unsigned binary number always represent positive number. where as in signed binary number, the number can be either positive

or negative, inc rest that bit in the signed binary number supresents the sign of the number. If the sign bit is o il nepresents the number of positive and if the sign bit is 1 it represents the number to be negative.

The Signed binary numbers one represented in a format called signed magnitude form.

In a signed bimary number the left most bit lie MSB) represents the sign of the number and all the remaining bits represent the magnitude of the number. Some of the 8 bit signed numbers are given below.

> +6 = 00000110 -14 = 1000 1110 +28 = DOOIIIDO -64 = 11000000

* In unsigned binary number at the bits represent the magnitude. If the signed binary number is negative, it can be represented

in three ways is signed magnitude form

a) signed i's complement form 3) signed 2's Complement form.

* If the signed binary number is positive then the signed magnitude form, signed i's complement form and signed a's all are identical. Complement form

Representation of signed binary numbers using a's complement and 1's Complement:

I If the signed binary number is positive the sign bit o is placed. For such numbers 1's Complement and 2's Complement are evual to signed magnitude form.

If the signed binary number is negative, then the magnitude i's represented in i's complement (or) a's complement form and then the sign bit 1 is placed infront of MSB.

Exe Congress +51/2-51 in signed magnitude format, is complement and 2's Complement format.

given numbers are +51 and -51. <u>S</u>

magnitude of +51 = (110011)2 i) signed magnitude form of t51 is obtained by placing o' in the place of sign bit to 51.

i.e signed magnitude form of +51 = 0110011

signed i's Complement form and signed 2's complement form are identical to signed magnitude form for positive numbers.

i. Signed I's complement form of +51 = 0110011 Signed 2's complement form of +51 = 0110011.

Signed magnitude form of -51 is obtained by placing i in the place of sign bit to 51.

> i.e Signed magnitude form of -51 = 1110011 signed is Complement form of -51 = 1001100. signed a's complement form of -51 = 1001100,

1001101

Practice problems: find the is complement, as complement and signed manitude forms for the following numbers i) +75, i)-69 ii) -92

The following table shows all possible 4-bit signed binary numbers in the signed magnitude form, signed i's complement and signed a's complement form.

Decimal	signed as complement	signed is Complement	Signed magnitude
+7	0111	0111	olll
+6	0110	0110	0110
1 5	0101	0101	0101
44	0100	0100	000
43	0011	0011	0011
ta	0010	0010	00 10
+1	0001	0001	0001
+0	G 6000	ම ලාල ල	0000
-0	_	1111	1800
- 1	1111	1110	1001
-2	1110	1101	1010
-3	1101	1100	1011
-4	1100	10 4 1	1100
-5	1011	1010	101
-6	1010	1001	1110
-7	1001	1 000	1113
-8	1000	_	_

7's Complement and 8's Complement:

In the octal number system the complements are 7's complement and 8's complement.

The 7's Complement of an octal neumber is obtained by subtracting each octal digit from 7.

The 8's complement of an octal number its obtained by adding I to the least significant digit of 7's complement.

Exampler: Find the 7's, 8's Complement of (243), and (1024),

sol 70 find 7's complement of (243), Subtracting each digit from 7 we get 777

: 7's complement of (243) = (534)

8's complement of (243) = 7's complement of (243) +1

- 534

2 535

To find 7's complement of (1024), we have to subtract each digit of (1024) from 7.

:. 7's complement of $(1024)_8 = 6753$ 8's Complement of $(1024)_8 = \frac{6753}{6754}$

Example Find the 8's complement of (365) s
sol) To get the 8's complement firstly we need to get
7's complement of (365).
7's complement of (365) = 777
7's complement of (365) = 7365

8's complement of (365) = 412 = 413

9's and 10's complements;

The decimal number system has 9's and 10's complements. To get the 9's complement for a decimal number, subtract each digit of the given decimal number from 9.

To get the 10's complement for a decimal number, add i to the deast significant digit of the 9's complement of that number.

15's and 16's Complements:

In hexa decimal number system the complements are 15's and 16's complements.

To get the 15's complement for a given herea decimal number, subtract each digit of the given haradecimal number from 15.

add 1 to the least significant digit of the 15's complement of that number.

St: Find the i) q's and lo's complement for (786), ii) 15's and 16's Complement for (98E8) 16

Sol) i) 70 get the 9's Complement for (786) subtract each digit of (786) from 9.

7-86 2 9's Complement = 213 + 1 = 214.

ii) roget the US's Complement for (BES), Subtract each doit of (2BES), from 15.

9 B E 8 6 4 1 7

ii 15's complement of
$$(9BE8)_6 = 6417$$
10's Complement of $(9BE8)_6 = 6417$

$$\frac{6418}{6418}$$

Find i) 7's and 8's complement of (765), practice problems: ii) q's and 10's Complement of (842) 10
iii) 15's and 16's Complement of (87ED) 16

subtraction wing n's complement: Minuend - subtrahend (M-S)

- Equating the number of digita by padding appropriate number of zeros infront of the numbers.
- 2) Find the n's complement to subtrahend and add with minuend
- 3) If arry is generaled the tresult is treated as positive-and in true form. Discard the Carry to get the final result.
- 4) If the Goog is not generated the nexult is treated as negative and the nexult is present in 21's Complement form. Find the ris complement of the nexult and place a minus () sign infront of it to get the final nexult.

Find (3265) - (741) wring 8's Complement Subtraction.

minuend = (3265), Subtrahend = (741),

To equate the number of digits in both Minnerd and Subbrahens add a leading zero to (741): i'e (0741).

NOW find the 8's complement to subtracted ise 0741.

For that we need 7's complement of (0741).

:. $\frac{1}{2}$'s Complement of $(0741)_{p} = \frac{7777}{0741}$

8's Complement of (0741) = 7036 7037

Ex!

Sol

Adding 8's complement of (0741) to (3265).

(20)

Since carry is generated the result is positive. Discard arony to get the final result.

Example: Find the tresult of (9876) 10 - (345) using 10's complement suffraction method.

Sol To Equate the number of digits in each of the number, add a zero to (345) in leading position.

Now Minuend = $(9876)_{10}$, subtrahend = $(0345)_{10}$.

Finding 10's Complement of (0345) 1 For that we need 9's complement of (0345) 10.

10's Complement = 9654

Adding 10's Complement of (0345),0 to (876)10

Since carry is generated the result is positive. Discard arry to get the final result. ic 9531.

Example: Find $(327)_8 - (765)_8$ using 8's complement subtraction Sol) winnered = $(327)_8$ Subtrahend = $(765)_8$.

The number of digits are caual in both minuend and subtrahend so now need of adding leading repros to any one of them.

reinding s's complement of (765), for that firstly we need 7's complement of (765).

7's Complement of
$$(765)_g = 777$$
 $\frac{765}{012}$

Adding 8's Complement of (765) to (327)

since Corry is not generated the result is negative and in 8's Complement form.

Finding 8's complement of the result and placing a minus sign before that gives the final result.

: 7's Complement of
$$(342) = \frac{777}{435}$$

8's Complement of
$$(342) = \frac{435}{436}$$

: final result = (436).

practice problem: Find (497) - (2563) using 10's complement method.

Example! Find
$$(7D9E) = (9CB)_{16}$$
 Using 16's complement subtraction.
Winnerd = $(709E)_{16}$, Subtrahend = $(9CB)_{16}$

To equale the number of digita in minuend and subtrahand add a zero to subtrahend in it's leading polition.

: Sustrahend = (09CB)

Find 16's Complement of subtracted (09 CB) .

15's Complement of (9CB) = 15 15 15 15 F & 3 4

16's Complement of (09CB) = F634 F635

Adding 16's complement of (09CB) to \$D9E)

709E OF6 35

Since Carry is generated the result is positive. Discard the carry to get the final nescut.

Practice Problem: Find (3DB) - (8EF7) 16 wing 16's complement subtraction.

Subtraction using n-1's Complement: Minuend (M) - Subtrahend (s)

- i) Equating the number of Ligits in Minuend and subtrahend by Padding appropreate number of leading zeros.
 - a) Find the n-1's complement to subtrahend and add with minuen
 - 3> If carry is generated the result is treated as positive and in true form. Add the carry to the least significant position of the result to get the final result.
 - 4) If Grony is not generated the result is treated as negative

and in n-1's Complement form. Find the re-1's Complement of the result and place minus (-) sign to get the final result.

Example Find (763) - (245) using 7's complement thetwod.

Sel)

Minuend = (763) Subtrahend = (245).

7's Complement of Subtrahend = 777 245

Adding 7's Complement of Subtrahend With minuend

763 0532 515

since Carry is generated the nexult is positive. And carry to the least significant digit of the nexult to get the final result.

515,

:. (763) - (245) = (516) 8

Example: Find (354) - (672) wing 7's complement method.

Sor)

Minuend = (354) Subtrahend = (672) .

7's Complement of Subtrahend = 777
672

Adding 7's complement of subtrahend with minuend

354 105 461

Since no casery is generated, the result is negative and in 2's complement of the nexult in 2's complement of the nexult and place minus sign to get final result.

·1. (354)8 - (645) = -(316)8

Practice problems: Find is (476) - (73) ii) (64) - (75) cusing I's Complement method.

Example: Find (978) - (98) wring 9's Complement method.

Soi) Minuend = (978) , Subtrahend = (98)

to equate the number of zeros in both the given numbers add a leading zero to the subtrahend.

Subtrahend = (098)10

9's Complement of dustrahend = 999 098

Adding (978) with 9's Complement of nubtrahend.

978

Since Carry is generated the result is positive and in true form. Add carry to the least significant digit position of the result to get the final result.

879

1. (978) - (98) = (880) 10

Example:

Find (98D)₁₆ - (7BE)₁₆ using 15'S Complement method

Sol)

Given minuend = (98D)₁₆, Subtrahend = (7BE)₁₆

15'S Complement of Subtrahend = 15 15 15

7 B E

Adding (980) 16 With 15's Complement of (7BE)16

Since the Garay ix generated the result is positive god the carry to the least significant digit of the result to get the

practice problems: Find i) (179) - (96) and (69) 10 - (187) 10 wing 9's complement method: ii) (IBD) 6-(FC) and (9D) 1-(179) 16 wing 15's Complement method:


Binary codes:

• 5421

The digital data in represented, stored and transmitted as groups of binary digits. The group of binary digits is known as binary Code, that represents numbers, letters of the alphabets, special characters and special functions (or) control functions.

The bimary Codes one broadly classified as is weighted codes as Non weighted codes as Reblective codes 4) sequential codes as Alphanumenic codes 6> Error detecting and correcting codes.

Binary ades



weighted codes:

In weighted codes, each digit Position of the number represents a specific weight. In weighted binary code each bit has a specific weight and each decimal digit is represented by a group of four bits.

BCD (Binary Goded Decimal) Codes:

BCD is a numeric code in which each digit of a decimal number is represented by a seperate group of 4 bits. The most commonly used BCD code is 8421 BCD, in which each decimal digit is prepresented by a 4 bit binary number. It is called 8421 BCD because the weights associated with 4-bits are 8,4,2 and 1 from lebt to right prespectively.

Decimal Digit	8421 BCD
0	0000
1	0001
2	0010
3	0011
4	0100
7	0101
5	0110
7	0111
8	1000
9	1001

In multidigit decimal number, each decimal digit ix individually coded

$$2x$$
: $(58)_0 = (01011000)$

Therefore total 8-bits are required to encode (8) in 8421 BCD:

when we represent the same decimal number in binary: (11010), a

we require only 6 digits. This means that representation of a decimal number in 8421 BCD is less esticient than normal binary number sumber in 8421 BCD is less esticient than normal binary number suppresentation. The advantage of a BCD code is that it is easy to convert any decimal number into BCD.

BCD addition:

Procedure for BCD addition in given below.

-) Add two BCD numbers using ordinary binary addition.
- 2) If 4-bit sum is equal to (or) less than 9, no correction is needed. The sum is in proper BCD form
- 3) If the 4-bit sum is greater than 9 (0) if a conry is generated from the 4-bit sum, the sum is invalid. To correct the invalid sum, add 6 i.e (0110), to the 4 bit sum. If carry results from this addition, add it to the next higher order BCD digit.
- E1: Perboin each of the following decimal additions in 8421 BCD

 a) 24 + 18 b) 48 + 59
- Sd) a) given decimal numbers (24)10 and (18)10


BCD ed, ot
$$(8)^{10} = \frac{00011000}{00011000}$$

The lower nibble of the result is 1100 which is greater than 9 so add 0110 to the lower nibble to make 1100 a valid BCD.

b) sol) given decimal numbers (48), (59)10.

BCD equivalent of $(48)_{10} = 0100 1000$ BCD equivalent of $(59)_{10} = \frac{0101 1001}{1010 0001}$

since a away is generated from lower nibble to higher nibble add one to the lower nibble of the nexult. The higher nibble (1010), is so which is greater than 9. Hence add (0110) to the higher



BCD subtraction lying of s complement method: (procedure)

- i) Find the 9's complement of subtrahend number and add it to the minuend using BCD addition.
- 2) If carry is not generated, the nexult is negative and it is in 9's complement form. Find the 9's complement of the nexult to get the final result.
- 3) If Gorry is generated, the nexult is positive and add Gorry to the LSB to get the tinal nexult.

Example: Perboum $(46)_{10}$ - $(37)_{10}$ Using BCD in 9's Complement method.

Sol) Minuend = $(46)_{10}$, Subtrahend = $(37)_{10}$

Adding minuend with 9's complement of subtrahend using BCD.

46 = 0100 0110

$$62 = 0110 0010$$

$$1010 1000$$

since 1010 is 79, add 0110.

since Carry is generated

negult is positive. Add this Gory to LSB,

to get final negult. 0000 1001 = 09

Example: Perboim (37) - (52) using 9's complement in BCD.

Diven minuend = $(37)_{10}$, Subtrachend = $(52)_{10}$.

Adding 9's complement of subtrahend with minuend using BCD - addition.

$$(37)_{10} = 0011 0111$$

$$(47)_{10} = 0100 0111$$

$$0111 1110$$

$$0110 0110$$

$$0110 0100$$

$$1111 0100$$

$$0100 0100$$

$$0100 0100$$

$$0100 0100$$

Since no tarry is generated, the nexult is negative and in 9's complement form.

Fractice problems: Find is (29), -(12), (i) (7), -(98), using q's Complement in BCD.

BCD Subtraction lising 10's complement; procedure

- i) Find the 10's Complement of the subtrahend number and add it to the minuend using ECD addition.
 - If carry is generated, the result is positive and in toue form discard the carry to get the final nexult.
- 3> If the Carry is not generated, the result is negative and in 10's Complement of the result to get the final neult.

Example: Find (49)10-(23) using 10's complement in BCD.

Adding minuend with lo's complement of subtrahend using BCD addition.

$$(49)_{10} = 0100 1001$$

$$(77)_{0} = 0111 0111$$

$$1100 0000 \quad \text{Since Govy is generated}$$
Since 1100 it 79 so
$$0110 \quad 0110 \quad \text{from lower nibble to higher}$$
add 0110 to lower nibble
nibble
$$1000 \quad 0110 \quad 0110 \quad \text{add 0110 to lower nibble}$$

Carry

Since carry is generated the nexult is positive and in torue Discard Conry to get the final nexult.

$$(49) - (23)_0 = (00100110)_{BCD} = (26)_0.$$

Find (23) - (59) using 10's complement in BCD. Civen minuend = (23)10 Subtrahend = (59)10. Sor)

Adding (23) 10 with 10's Complement of (59) wring BCD.

$$\frac{(23)_{10}}{(41)_{10}} = \frac{01000001}{011001000} = \frac{(64)_{10}}{01000}$$

Since no covery is generated the negative and in 10's Complement form: so 10's complement of the nevert gives the final nexult

10's Complement of
$$(64)_{10} = 9$$
's Complement of $(64)_{10} + 1$

9's Complement of $(64)_{10} = \frac{99}{64}_{10}$

16's Complement of $(64)_{10} = \frac{35}{36}$

practice problems: Find i) (57)-(29) ii) (37) - (92) cusing 10's complement in BCD.

Excess-3 code (XS-3 code):

EXCENT-3 code is a modified form of a BCD number. The excent-3 code can be derived from the BeD code by adding 3 to each coded number. It is a non weighted code, self complementing and reflected code.

Pollowing table shows encert-3 codes of each decimal digit. It is a sequential code because we can get any codeward simply by adding binary 1 to it's previous code word as shown in table below

becimal Digit	Ercen-3 Code
0	OO(1
1	0100
2	0101
3	0110
4	0111
5	1000
C	1001
a	1010
8	1011
9	1100

In excess-3 code we get 9's Complement of a number just by complementing each bit. Due to this excess-3 code a called as self complementing code (ar) replected Gode.

Example: Find the excess-3 code and it's 9's complement for the following decimal numbers is (592) is (03)10

Sol) is given decimal number = (592)10

Excess-3 code for (92) is = 999

Green-3 complement of (592) is = 999

Excess-3 for (407)10 = 0111 0011 1010 & other

ii given decimal number = (403)10

Excess-3 code for (402) = 0111 0011 1010 &

(i) Given decimal number = (403)₁₀

Excess 3 Code for (403)₁₀ = 0111 0011 0110

9's complement of (403)₁₀ = 999

403

596

EXCHS-3 FOR (596) = 1000 1100 1001

NOTE: From this example it is clear that the 9's complement of a number which is in excess-3 Gode, is Simply obtained by complementing each bit in that excess-3 Gode.

Excess-3 addition:

To perform excess-3 addition we need to perform the steps given below.

- i) Add two excess-3 numbers using binary addition.
- 2) If carry=1 add 3 i.e (0011) to the 4-bit sum
- 3) If Coory = 0 subtract 3 from the 4-bit sum.

En: perborm is (37) 10 + (28) 10 ii) (247.6) 10 + (359.4) using encey-3 addition.

(28) 10, in excess-3 form it is = 0110 1010 (88) 10, in excess-3 form = 0101 1011 (+) $\frac{1111}{11000101}$

From lower nibble to higher nibble a carry is generated so add (0011), to the lower nibble bits. At higher nibble no carry is

generated. so subtract (0011) from higher nibble.

(247.6) in Except 3 form = 0101 0111 1010. 1001

(359.4) in except-3 form = 0110 1000 1100.0111

1100 0000 00111 0000

Adding (0011) to the 46it sums (0000) (0111) (0000) Subtracting (0011) from 1100.

(4)0011 0011 0011

= (607)

Practice problem: Find (97) 10+(64) wing Exces-3 addition.

Excess-3 subtraction using 9's complement: (01) Excess-3 subtraction

To perborn Excess-3 subtraction we need to follow the steps given below.

-) find the 9's complement of the subtrahend. To do this simply complement each bit in the energy-3 code of subtrahend.
- 2) Add the minuend with the 9's Complement of the hubbrahend using Excess-3 addition.
- 3) If carry=1 result is positive and in true-form. Add carry to the LSB of the result to get the final result in excess-2 form.
- 4) If carry-0 result is Ove and in 9's Complement form. Complement

27)

Example perborm the following in Enters - 3 Code wring 9's complement. (267) - (75) (57.6) - (87.8) . (bo2 i (175), in Excess-3 = 0100 1010 1000 9's complement of (175) in Excest 3=1011 0101 0111 ENCUM-3 addition (267) in Excess-3 = 0101 1001 1010

Carry 0011 0001 adding on 11 to 0000 and 0001 0011 1111 0100 0011 subtracting coll from 1111 0011 1100 0100 since carry is generated the result is positive. Add carry to LSB 1100 010 1 0011 to get the final nexult : (267) - (175) = (92) · ii)sod (87.8) in Excess-3 form = 1011 1010 . 1011 9's complement of (27.8) in Excest-3 = 01000101.0100 (57.6) in Excus-3 tom = 1000 1010. 1001 1100 1111.1101 0011 0011.0011 subtracting out from 1001 1100.1010 1100, 1111 and 1101

since no Goody is generated the nexult is negative and in 9's Complement of the nexult gives find result form. So finding the 9's Complement of the nexult = (0110 0011 · 0101) = (30.2) to 9's Complement of the nexult = (0110 0011 · 0101) = (30.2) to ...

Practice Problems: Perborn (>(27), -(65) (365), -(248), in Excess-3 code using of s comprement. Excess-3 Subtraction cusing 10's complement:

> Take ios complements of the subtrahend and add it to the minuend wing Encey-3 addition.

2) If Casay=1 the result is positive, Egnore the casary to get the

3) If Goray = 0 the result is negative. Find the 10's Complement of the neut to get the final nexult.

Example: Find i) (65) 10 -(32) 10 ii) (39) -(57) wing 10's complement Excess-3 subtraction.

(32), En Encor-3 code = 0110 0101 ાં જ્ય)

9's complement of (32) in Excest I ade Z 1001 1010

=) 10's complement of (32)0 in excess-3 = 1001 1011 } Excess-3 = 1001 1000 J addition

(65), in Encess-3 Code

00110011 Add 6011 to 0011 and 0011

since the carry is generated the result is positive. Ignore the Coary to get the final nexult.

ii sol

(57) in Encess-3 form = 1000 1010

9's complement of (52) in Excess-3 form= 0111 0101 (20) S Complement of (50) in Excest I form = 0111 0110 \x5-3 = 01101100 Jaddition (39) o in Euces-3 form Add 0011 to 0010 1110 0101

1110 0101

Since the corry is not generated the negative. Find the 10's complement of the nexult to get the final nexult.

9's Complement of the nexult = 0100 1010

10'S complement of the result = 0100 1011

practice problem: perborm i) (48)10 - (19)10 ii) (52)10 - (81)10 in Excess-3 code using 10's complement.

Non weighted Codes: The non weighted Codes are not assigned with arry weight to each digit Position.

Enceys-3 Gode and gray code are the non weighted Godes.

Reflective code:

A neblective code is a binary code in which the n least significant bits for code words an through 2nd-1 are the mirror images for the code words for a through 2 -1. Rethertive code stample is gray code.

Sequential code;

Sequential Code it one in which each succeeding code world is one binary number greater than it's preceeding code word. Ex: The Encert-3 code and 8421 code are the examples.

Gray code is a unit distance code. Because in this code Gray code any two code words differ in one bit Polition only.

The gray code is a reflective code also. Because the three least significant bits of (8) through (15), are the mirror images of those for (0) twough (7), in the case of four bit gray code.

For three bit gray code the two least significant bits for (4), through (7), are the misorar images of those for (0), through (3),

The gray code is used in the applications in which the normal sequence of binary numbers may produce an error (cr) ambiguity during the transition from one number to the next. For example if binary numbers are used, a change from 1111 to 1000 may broduce 1001 if the value of the right most bit takes longer time to change than the other three bits. The gray code elimenates this problem, because only one bit changes it's value during the transition between any two successive numbers.

the following table shows the gray code and binary code for decimal numbers of through 15.

Binary to Gray code Conversion:

The binary to gray code conversion can be achieved using the following steps.

-). The MSB of the gray Code is the same as the MSB of the given birrary number. So writedown MSB as it is.
- 2). To obtain the next gray digit, perborm the exclusive OR operation between the previous bit and Current binary bit and writedown the newlt
- 3). Repeat the Stepa until all binary bits have been exclusive oried with their previous ones.

Example: Convert 10111011 in binary into it's equivalent gray code.

sol) given Binary code 10111011

i. (10111011) = (11100110) gray.

Gray Codes.

Gray code to binary conversion:

The gray code to binary conversion can be achieved using the following steps.

- i) The MSB of the binary number ix same as the MSB of the given gray code number. So corrite about the MSB as it is.
- 2) To obtain the next binary digit, perborn the exclusive or spendion between the bit just written down and the next gray code bit. write down the next.
- Repeat Hepe until all the gray code bits have been exclusive.

 -ORED with bimony digits.

A	В	A⊕B
0	0	0
٥	1	1
r	O	,
t	1	0

Fig: Exclusive or operation

Enample: Convert gray code 101011 into it's binary equivalent.

sol) give gray code is 101011.

M

Gray code:

Binary code:

:. (101011) = (110010) sinary

practice problem: convert i) (11100101) gray ii) (100110110) into binary

Generate a four-bit gray code sequence using mirror image property (i.e neblective property)

3 bit gray code 4-bit graycode 25it Gray code 000 0000 00 0001 001 0011 011 1 0 0010 010 110 0110 111 0111 101 0101 00 0100 1100

1 001

000

Alphanumeric Codes:



The Codes which consists of both numbers and alphabetic characters are called as alphanumenic codes. Most of these codes however, also represent symbols and various instructions necessary for conveying information.

The most commonly used alpha numeric codes are

-) ASCII (American Standard code for Information Interchange)
- 2) EBCDIC (Extended Binary Coded Decimal Interchange Code)

the Standard binary code for the alphanumeric Characters is the ASCII code, which were 7 bits to code 128 characters. The 7 bits of the code are designated by b, through by with by as MSB. The ASCII code contains 94 graphic characters that can be Printed and 34 non printable characters that are used for various control functions.

The graphic characters consist of the 26 cuppercase letters (A through Z), the 26 lowercase letters (a through Z) the 10 numerals (o through 9) and 32 special printable characters but as 1, * #, #;;
", \$ ctc.

0-9 (Numerals) 48 57
0110000 - 0111001

A-Z (uppercase letters) 65 90

1000001 - 1011010

a-Z (lowerase Letters) 97 122

1100001 - 1111010

the Control Characters are used for routing data and arranging the printed text into a prescribed format. There are three types of

- Control Characters. They are Format effectors, information seperators and communication control characters.

Format ebbectors: They are used to control the layout of printing En: Backspace, Horizontal Tab etc.

Into mation seperators: They are used to seperate the data into divisions such as paragraphs and pages. They include the characters such as record seperator (RS) and File seperator (FS) communication control characters: They are used to frame a text mexage transmitted trough a communication channel.

Ex: Start of Text (STX), End of text (ETX).

EBCDIC Extended Binary Coded Decimal Interchange Code):

EBCDIC code is an 8-bit alphanumeric code. It is an 8-bit code that can code 256 characters. This code includes all the symbols and control characters that are present in ASCII. In addition to this, it includes many other symbols also.

Lower case a i j r 3 Z Letters 129 - 137 145 153 162 - 169 10000001 - 10001001 1001001 - 10011001 10100010 - 10101001

upper Case A I J R S Z letters 193 - 201 209 - 217 226 - 233 letters 11000001 11001001 1100010 - 1110 1001

Numerals 0 9 240 249

11110000 - 11111001

Encode the word BINARY in ASCII Code.

Sol.

B I N A R Y

66 73 78 65 82 89

100010 1001001 1000001 1010010 1011001

Practice problem: Convert the following into ASCII Codes

i) Capital City ii) NEW DELHI

Error Detecting and correcting codes:

when the digital information in the binary form is Evansmitted from one system to another system, an evert may occur. This means a signal cooks ponding to 'o' may change to 'i' or vice versa due to the presence of noise. To maintain the data integrity between the transmitter and neceiver an entra bit (or) more than one bit one added to the data. These entra bits allow the detection and sometimes correction of the evert in the data. The data along with the entra bits forms the code.

The Codes which allow only evolor detection are called evolordetecting codes and the codes that allow evolor detection and Correction are called as evolor detecting and correcting codes.

Example for ever detecting and correcting code the example is - Hamming code.

i) Passity bit method for ever detection:

* A Poority bit in used for the purpose of detecting evoirs during the transmission of binary information.

A parity bit is an extrabit included with a binary message to make the number of 1's either odd (or) even. The message including the parity bit is transmitted and then checked at the receiving end to exorus. An error is detected if the checked Parity doesnot correspond with the one transmitted.

It called a parity generalor.

* The circuit that checks the parity in the receiver is called Parity Checker.

* In even parity the added parity bit will make the total number

of 1's as even, where as in odd parity the added parity sit will make the total number of 1's as odd.

The following table Shows a 3-bit message with even Parity and odd Parity.

menage wit	th even parity	Message wi	the odd parity
Message	Parity bit	message	parity bit
000	0	000	1
001	1	001	0
010	1	010	Ö
011	0	011	t
100	1	100	0
101	6	101	1
110	٥	110	1
1 1 [1	111	0

Ex: Write the ASCII code for decimal digit 9 with an even parity. Place parity bit in the most significant position.

Sd) Decimal equivalent for the ASCII Code for 9 is (57)10, and it's ASCII code is 0111001.

To get the even posity for the ASCII ande ollool, the parity bit to be added is o'.

After adding Parity bit 'O' in MSB Position the code is 00111001.

Exi write the ASCII code for the alphabet A with an odd Parity.

Place the parity bit in the MSB Position.

IN) The decimal equivalent for the ASCII code of A is 65.

The ASCII code for A is = 1000001

To get odd Parity for the ASCII code 1000001, the Parity bit to be added ix i'. After adding the Parity bit in MSB Position the code becomes 11000001

After receiving the mexage with parity bit at the receiver, the receiver checks for the Concensured Parity. If there is an evolution the Parity the receiver will request the transmitter to re-send the mexage.

ii) Hamming code for cover detection and correction:

Hamming code not only provided the detection of a bit esonor but also identifies which bit it in evert so that it can be corrected. Hence the hamming Code is Called as evert detecting and evert correcting ade. The Code uses a number of parity bits botated at certain positions in the Code group.

The number of parity bits to be included depends on the number of information bits. If the number of information bits is designated as x, then the number of parity bits 'p' is determined by the following relationship.

for example if we have a 4-bit message i.e x=4 then P is found by trial and evisit using the above equation. Let P=2, then $2^2=2^2=4$ and 24P+1=4+2+1=7

Since 2^p must be equal to be greater than x+p+1, the relationship in equation (1) is not satisfied. Hence we have to try with next value of p. Let p=3.

Then $2^P = 2^3 = 8$ and x+P+1 = 4+3+1 = 8

This value of p satisfies the relationship given in equation (1) therefore we can say that three party bits are recurred to provide single error correction for fown information bits.

Locations of the passity bits in the hamming code:

The parity bits one located in the positions of ascending powers of 2 i.e. 2, 2, 2, 23. ... (i.e.1, 2, 4, 8, ---). Therefore for 7-bit code, locations for parity bits and information bits are Shown below.

7 6 5 4 3 2 1 Da Da Da P4 D3 P2 P1 where symbol Pn designates a particular parily Lit and In designates a Particular information bit and n is the Location number

Let us see how to determine the Value of each Parity bit. To do this we must write the binary number for each decimal location number as shown in table below.

Bit Designation	P	DG	05	P4	03	P2	P,
Bit Location	7	۵	5	4	3	2	,
Binary equivalent of the bit Location no	111	110	101	100	on	010	001
Information bits							
Parity bits							

Assignment of P,: Looking at the table, we can see that Parity bit P, has a 1 in it's rightmost digit. This Pavity bit Unecks all the bit Locations including itself that have its in the same location. Therefore Parity bit P, checks bit locations 1, 3, 5, 7 and assigns P, according to even or odd Parity. For even parity hamming Code, it assigns P, such that bit locations 1, 3, 5 and 7 will have even Parity.

Assignment of P2: Looking at the lable, coe can see that the Parity bit P2 has a 1 in it's middle bit Position. This Parity bit checks all the bit locations including itself that have 1's in the middle bit. Therefore, Parity bit P2 checks the bit locations 2,3,6,7 and assigns P2 according to even or odd Parity.

Assignment of P4'. Looking at the table, we can see that the pavily bit P4 has a 'I' in it's debt most bit Position. This Pavily bit checks all the bit locations including itself that have 1's in the lebt most bit. Therefore Pavilty bit 14 checks the bit locations 4,5,6 and 7 and assigns P4 according to even or odd Pavilty

Example: Encode the binary word 1011 into 7-bit even parity hamming

Sty step1> Given meusage = 1011, number of information bits = x = 4 Let the number of parity bits required be P, then it should satisfy 2" > x+P+1.

P=3 Satisfies the above Condition.

Since the given message bits one 4, abten including 3 party bits hamming code will have 4+3=7 bits.

Bit Designation	Da	De	D 5	P4	D ₃	P	P,
Bit Location	7	6	5	4	3	2	
Binary savivalent of the bit location	111	116	101	100	011	010	00
Information bits	1	Ö	1		1		
Parity bits				O		0	1

fig: Bit location table.

step3) beteamine the Pavity bits.

For P,: Bit locations 3,5 and 7 have three 1's and therefore to have an even parity P, must be 1.

FOY P2: Bit locations 3,6 and 7 have two 1's and therefore to have an even parity of must be o'.

For P4: Bit locations 5, 6 and 7 have two is and therefore to have an even parity of must be o'.

(step4) Enter the passity bits into the table to form a 7-bit hamming code 1010101.

practice problem: Determine the hamming code for a binary merrage 1101 Using even parity.

Detecting and Correcting an evid wing hamming code:

there we will see how to use a hamming code to locate and correct an error. To do this each pavily lit along with it's group of bits must be checked for proper parity. The correct nexult of individual parity check is marked as o' where as whong nexult of parity check is marked by '1'. After all Parity checks, a binary word is formed taking the bit of P, as LSB. The binary word formed like this, gives the bit location where ever has occured. If the binary word has all o's then there is no ever in the hamming code.

Example: Assume that the even parity hamming code in the previous example is (1010101) is transmitted and 1000101 is necessed. The necesser obesnot know what was transmitted. Determine bit location where example has occurred using the necessed Code:

sol) step1: Construct bit location table

Bit designation	DF	P6	D5	P4	D3	Pz	P.
Bit Location	7	B	5	4	3	2	l
Binary equivalent	ŧη	110	101	100	DII	010	001
Received Gode	ĺ	0	Ò	٥	1	0	T

Step 2: Check for parity bits.

there are three 1's in the group of 1,3,5,7.

:. Parity checks for even parity is wrong. => 1 (LSB)

For P2: P2 checks the locations 2, 3, 6, 7

There are two I's in the group of 2,3,6,7.

- is parity checks for even parity is correct. => 0
- For Py: Py checks the docations 4,5,6,7.

 There is only one 1 in the group of 4,5,6,7.

(34)

i. The resultant world is 101. This says that the bit in the bit location 5 is in evolut. In the necessed Gode it is o'. Hence it should be corrected as 1.

:. The Corrected Code is 1010101.

Practice problem: The hamming code 101101101 is neceived. Cornect itif there is any evolor. There are four parity bits and Odd parity is used. single evolor correction and double evolor detection:

The namming code facilitates the detection and correction of only a single evor. With a Might modification, it is possible to construct a hamming code that detects double evorar and corrects single evorar. One more passity bit is added in the hamming code to ensure that the hamming code has even number of 1's. The added Parity Litis not used in determining the Values of other parity bits. The resulting hamming code enables single evorar correction and double evoral detection.

After receiving the code word, if the overall Parity is even then it is even parity represented as P=0 or else P=1.

In the necessed code world the parity check bits are evaluated. If the world formed by the check bits is soo we consider that case as C=0, else (if it is a non-zero) it is considered as C=1.

Based on C and p values there are 4 cases.

- i) If c=0 and p=0 no evid has occured.
- ii) If cto and P=1 a single event has occurred that can be corrected iii) If cto and P=0 double evont occurred that ix detected but that cannot be corrected.
- iv) If cto and P=1 an evert occurred in additional Party
 Lit Position.

Example: Given the 8-bit data word 01011011, generate the 13-bit composite word for the hamming code that corrects single evisis and detects double evisis.

Sol>

Step 1: Given data word = 01011011

Number of information bith = 8 = x

Let the number of parity bit = P.

Then 2^P 7, 2+P+1 2^P 7, 8+P+1

Let P=3 $2^P=8$, 8+P+1=8+3+1=12, $2^P>8+P+1$ is not sabis — field let P=4, $2^P=16$, 8+P+1=8+4+1=13, $2^P>8+P+1$. Condition is satisfied.

Step 2: Construct bit location table.

Bit designation	P13	D12	Pu	pio	Da	Pg	D	DG	D5	Py	D ₃	P ₂	Ρ,
Bit Location	13	12	11	10	9	8	7	6	5	4	3	2	t t
Binary equivalent for bit location	1101	1100	1011	1010	1001	1000	0111	0110	0101	o100			0001
Information bits		0	1	0	1	_	l.	0	ı		1		
parity bits						٥	1			٥		, 1	1

Step 3: Determine the parity bits.

For P₁: The bit Locations 3,5,7,9,11 have five 1's and therefore to have an even parity P₁ must be 1.

For P2: The bit hocations 3, 6,7, 10, 11 have Three 1's and therefore to have an even parity P2 must be 1.

For P4: The bit locations 5, 6, 7, 12 howe two 1's and therefore to have an even parity P4 must be 0'.

for Pe: The bit bootions 9, 10, 11, 12 have two I'm and theretore to have an even parity Pe must be o.

For P13: since the bits 1 to 12 Contain odd number of 1's.

Therfore P13 Should be 1 for even posity.

Thus the hamming code that corrects single count and detects double evolute for the data word 01011011 is = 10101010101011

Practice problem: Given a 7-bit data wor 1100111, generate the composite word for the hamming code that corrects single evolute and detects double words.

Selb complementing codes:

A Code ix said to be self complementing code, if the code Por 9 is the Complement for 0, the code for 8 is the complement for 1, the code for 7 is the complement for 2, the code for 6 is the complement for 3 and the code for 5 is the code for 4.

Examples for selb complementing codes one 2421, 5211 and excess-3.

fig: Self Complementing codes example.

Binary storage and negisters:

In digital computers, the binary information is stored using the binary cells. A binary cell is Capable of storing one bit of information. The cell can have two possible states. They are logic 1 or logic o'. When the cell is in logic 1 state, the information stored in it is 1. when the cell is in logic o' state the information stored in it is 1.

Registers:

A neglisten is a group of binary Cells. A neglister with n simony cells can stone n-bit information. We know that each bit in the register can have either 0 or 1 value. Therefore a 16-bit pregister can have 26 possible numbers. The information stored in the pregister may be

interpreted differently. The registers can be used to store excess-3 code, binary code, BCD code, gray code or any other code, Likewise the number stored in the register has different interpretations according the desired code.

Register Transfer:

We know that the binary information Cambe stored in the register.

The negister are the part of the digital system. The processing unit in the digital system gets the information to be processed from the registers. The processed information is again stored in the registers. Some times it is necessary to transfer the information prom one negister another register. Such operation is known as negister transfer operation.

Usually the information is stored in the memory. At the time of processing it is brought into the pregisters so that the processing unit gets access to it. The processed information available in the pregisters is stored into the memory.

the following figure shows how the information is transferred between the processing unit, negisters and memory unit.

It is important to know that, the processing whit is incapable of processing information stoned in the memory negisters. Therefore it is necessary to transfer the information to be passed into the registers of the processing unit. Usually, the processing unit has a limited number of negisters and hence many times the information to be processed is brought into registers of processing unit before processing and the processed nesult is stoned back into the memory—negisters abter processing.




fig: Binary information processing blocks.

Binary Logic:

Binary Logic Consists of binary variables and a set of logical operation. The variables are designated by the lettern of the alphabets such as A, B, C, I, J, & etc with each variable having two and only two distinct Possible values. They are 0 and 1.

There one three basic logical operations. AND, OR, and NOT. Each operation produces a binary result denoted by Z.

AND: This operation is nepresented by a dot or by the absence of an operator. For example $x\cdot y=z$ (or) xy=z and is read as "x AND y is equal to z". This means that z=1 if and only if x=1 and y=1 otherwise z=0.

OR: this operation is represented by a plus sign. For example x+y=z is read as "x or y is equal to z" meaning that z=1 if x=1 on if y=1 on if both x=1 and y=1. If both x=0 and y=0 then z=0.

NOT: This operation is represented by a prime (or) some times by an overbour. For example n=z (or) $\bar{x}=z$ is nead of not z is equal to z'', meaning that if z=1, z=0 or else, if z=0 then z=1. The Not operation is also reserved as the complement operation.

Binary Logic resembles binary arithmetic, and the operations AND OR have the similarities to multiplication and addition nespectively. The Symbols used for AND and OR the same as those for multiplication and addition. However binary Logic should not be confused with binary arithmetic.

one should nealize that an asithmetic variable designates a number that may consists of many digits. But a logic variable is always either 1 or o. For example in binary arithmetic, we have 1+1=10, where as in binary logic we have 1+1=1.

For each combination of the values of H and y, there is a value of Z specified by the debinition of the logical operations of the logical operations may be lixted in a compact form called truth tables. A truth table is a table of all Possible Combinations of the variables, that shows the relation between the values that the variables may take and the result of the operation.

The truthtable, for the operations AND and or with the variable, I and y are obtained by liking all possible values of I and y. For each combination of I and Y the result of the operation is also included in the table.

The following tables show the trustatables for AND, OR and NOT operations.

	. 1	7
н	N	IJ

7	7.7
0	0
١	0
0	0
ı	1
	1

OR

X	4	X+y
0	0	0
6	١	ı
١	0	1
1	١	1

NOT

X	z
٥	1
1	0

Boolean Algebra and Logic Gates:

Boolean Algebra:

In 1854 George Boole introduced an algebraic system, which is now called as Boolean Algebra.

Basic Definitions:

- * The Boolean Algebra is defined with a set of elements, a set of operators and a number of rules, laws, theorems and Postulates.
 - * The Postulates of a mathematical system are the basic assumption from which it is possible to deduce the laws, theorems, rules and properties of the system.
 - * The Boolean Algebra is formulated by a defined set of elements together with two binary operators + and
 - If 'S' is a set and x and y are the objects of S. Then XES, YES denotes It, y are the elements of S. Then it ZES, denotes Z is not the element of Set's'.

element of the same set abten being operated by that operator.

Laws of Boolean Algebra:

Associative law:

Laws: At(B+C) = (A+B)+C: This law states that the oring of several Variables gives the same nescult negardless of grouping of the variables,

Law 2: (A. B) · C = A· (B· C) : This law states that the AND ing of neveral variables gives the same nexult regardless of the grouping of the variables.

commutative Law:

Law1: A+B=B+A: This states the order in which the variables are ored makes no difference in the output.

A	B	A+B	B+A
0	0	٥	0
0	Y	1	ı.
ı	0	1	1
1	1	1	ι

From the truth table it is clear that A+B = B+A

Lawre: A.B = B.A This states the order in which the variables are ANDED makes no difference in the output.

A	В	A⋅B	B.A
0	۵	0	٥
0	1	0	o
1	٥	٥	٥
l	1	1	Ĭ

From the truthtable it is clear that A.B = B.A

Distributive Law: Laws: A. (B+c) = A.B + A.C

Law E: A+BC = (A+B) · (A+C)

Arciomatic Debinition of Boolean Algebra:

The postulates of a mathematical system forms the basic assumption from which it is possible to deduce the theorems, Laws and properties of the system. The postulates are also alled as axioms.

The postulates of the boolean algebra are also called as Huntington postulates as they were proposed by E.V. Huntington in the year 1904. The postulates of boolean Algebra are discussed below

1) closurea: closure with respect to + operator.

when two binary elements are operated by an operator + , the nexult is a unique binary element.

Closure(b): Closure with nespect to the operator. (dot).

when two binary elements are operated by the operator · (dot) the nexult is a unique binary element.

- 2a) An identity element with neglect to + is designated by \circ : A+0=0+A=A
- 26) An identity element with nespect to . is designated by i: $A \cdot 1 = 1 \cdot A = A$
- 30) commutative with respect to + : A+B=B+A
- 36) Commutative with respect to . : A.B = B.A
- '4a) Dixtributive property of . over +: A. (B+C) = (A.B)+(A.C)
- 46) Distributive property of + over. . A+ (B·C) = (A+C)
- For every binary element, there exists complement element. For example if A is an element cue have A which is the Complement of A i.e if A=0, A=1 and if A=1, A'=0. Then A+A'=1 and A·A'=0. We can summarise these Postulates of boolean algebra as shown in the table below.

Postulate	a	Ь
Postulate 1	when two binary elements are operated by the operated to the result is a unique binary element	when two binary elements are operated by the operator (dot) the nexult is a configure binary element
Postulate & (Identity)	A+0 = A	A1 = A
Postulate 3 (commutative)	A+B = B+A	A.B = B.A
Postulate4 (Distributive)	A-(B+c) = A-B+ A-C	A+ (B.c) = (A+B) (A+C)
Postulate 5	A+A' = 1	A.A' = 0

BASIC THEOREMS:

we can define the following theorems using fundamental & Studetes of Boolean Algebra.

Theorem 1(a): A+A = A

: A+A = A

Theorem 1(b): A.A = A

Proof:
$$A \cdot A = (A \cdot A) + 0$$
 [" Postulate 2(a)]
$$= AA + A\overline{A}$$
 [" Postulate 5(b)]
$$= A(A + \overline{A})$$
 [" Postulate 4(a)]
$$= A \cdot 1$$
 [: Postulate 5(a)]
$$= A \cdot 1$$
 [Postulate 5(a)]
$$= A \cdot 1$$
 [Postulate 5(b)]

Theorem 2(a): , A+1 = 1

Proof:
$$A+1: 1.(A+1)$$
 [: by Postulate (21b)

$$= (A+\overline{A})(A+1)$$
 [: Postulate 5(a)]
$$= A+\overline{A}11$$
 [: Postulate 4(b)]
$$= A+\overline{A}$$
 [: Postulate 2(b)]
$$= 1$$
 [: Postulate 5(a)]

: At1 = 1

Theorem 2(b): A.0 = 0 A.O = A.O +O (Postulate 200) Proof: = A.O + A.A' [Postulate 5(6)] = A·(o+A') (Portulate 4(a)) = A.A' (Postulate 2(a))
= 0 (Postulate 5(1)) A.0 = 0. Theorem 3: (A')' = ALet A=0, then A'=1, (A')=0A = (A')' = 0Let A=1 Then A'=0, (A')'=1.. A= (A')'= 1 A = (A')'A + AB = ATheorem 4(a): proof : [Postulate 26)] AtAB = A.I +AB [Postulate 4(0)] - A(1+B) [Theorem 2(a)) = A. (1) (Portulate 26) . A+AB = A Theorem 46): $A \cdot (A+B) = A$ (Postulate 20) Proof: A . (A+B) = (A+O) . (A+B) = $A + (0 \cdot B)$

Proof: $A \cdot (A+B) = (A+O) \cdot (A+B) \qquad \qquad \text{(Postulate 260)}$ $= A + (O \cdot B) \qquad \qquad \text{(Postulate 4(b))}$ $= A + O \qquad \qquad \text{(Theorem 2(b))}$ $= A \qquad \qquad \text{(Postulate 2(a))}$

Theorem 5(a):
$$A + A'B = A + B$$

Proof: $A + A'B = A + AB + A'B$ [: Theorem 4(a)]

$$= A + (A + A') \cdot B$$
 [: Postulate 4(a)]

$$= A + (I \cdot B)$$
 [: Postulate 5(a)]

Theorem 5(b): $A \cdot (A'+B) = AB$

Proof: $A \cdot (A'+B) = A \cdot (A'+B) = A \cdot (A'+B)$ [: Theorem 4(b)]

$$= A \cdot (B'+AA')$$
 [: Postulate 4(b)]

$$= A \cdot (B'+AA')$$
 [: Postulate 4(b)]

$$= A \cdot (B'+AA')$$
 [: Postulate 5(b)]

$$= A \cdot (B'+AB')$$
 [: Postulate 2(c)]

$$= A \cdot (B'+AB')$$
 [: Postulate 2(c)]

.. A. (A+B) = AB

All the above theorems are summarized in the following table.

Theorema	٩	Ь			
Theorem 1 (Idempotency)	A+A=A	A-A = A			
Theorems (NUII)	A+1=1	A.0 = 0			
Theorem3 (Involution)	(A')' = A				
Theorem 4 (absorption)	A+AB=A	A. (A+B)=A			
Theorem 5 (adsorption)	A+AB=A+B	A.(A+B) = AB			
Theorem 6 Demorgan's Theorem	(A+B)' = A' B'	$(A B)^{\prime} = A^{\prime} + B^{\prime}$			

Demorgan's Theorem:

Demorgan suggested two theorems that form an important port of the Doclean Algebra. Demorgan's Theorem States that

(AB) = A'+B' and (A+B) = A'.B'.

Demorgan's theorem: a) (AB) = A+B

The Demorgan's Theorem can be proved by means of truth table

A	В	ΑB	(AB)	A	B,	A+B
0	0	0	1	1	J	1
0	t	٥	1	1	0	1
ı	o	0	1	0	1	1
	,	1	0	0	O	0

fig: Truth table

from the truthtable it is clean that (AB) = A'+B'.

Demorgan's Theorem(b): (A+B) = A'.B'

The semorgan's theorem can be proved by means of brook: towth table

			4	1	- 1	
A	В	AtB	(A+B)	Α'	B,	$\forall_{l} \cdot B_{l}$
0	0	O	1	l	\	1
٥	1	1	0	- 1	0	0
1	0	1	o	O	1	0
1	1	1	0	Þ	0	0
	1		<u> </u>		1	

fig! Truth table

from the truthtable it is clear that (A+B) = A.B!

NOTE;

Similarly
$$(A+B+c)' = A' \cdot (B+c)'$$

 $= A' \cdot B \cdot c'$
 $(A\cdot B\cdot c)' = A' + (Bc)'$
 $= A' + B' + c'$

We can also prove that (A+B+C+O+E-+2) = ABCDE' -- - 2 (ABCDE---- Z) = A'+B'+c'+D+E'+---+Z Duality principle: This principle is a very important Principle of Boolean algebra. Duality principle says that starting with a Boolean expression, we can derive another boolean expression by following the steps given below.

- i) change each or with AND, and AND with OR.
- ?) Replace o's by 1's and 1's by 0's that are appearing in the given expression.

Consensus Theorem:

while simplifying the Boolean expression of the form AB+AC+BC the term BC is redundant and can be eliminated to form AB+A'C.

i.e. AB+A'C+BC=AB+A'C.

Proof: AB + A'C + BC = AB + A'C + (A+A')BC = AB + A'C + ABC + A'BC = AB (1+C) + A'C (1+B) = AB (1) + A'C (1) = AB + A'C $\therefore AB + A'C + BC = AB + A'C$

Dual of the consensus theorem: The dual of the consensus theorem hays that (A+B)(A'+c)(B+c) = (A+B)(A'+c).

Example: Solve A'B' + Ac + Bc' + B'c + AB using Convenius theorem. A'B' + Ac + Bc' + B'c + AB = A'B' + Ac + B'c + AB. A'B' + Ac + Bc' + AB. A'B' + Ac + Bc' + AB. A'B' + Ac + Bc' + B'c + AB = A'B' + Ac + Bc'A'B' + Ac + Bc' + B'c + AB = A'B' + Ac + Bc' Example Solve (A+B) (A+c) (B+C) (A+D)(B+D) using the dual of consensus theorem.

Sol) Given
$$(A+B)(A^1+c)(B+c)(A^1+d)(B+d) = (A+B)(A^1+c)(A^1+d)(B+d)$$

$$= (A+B)(A^1+d)(B+d)(A^1+c)$$

$$= (A+B)(A^1+d)(B+d)(A^1+c)$$

$$= (A+B)(A^1+d)(B+d)(A^1+c)$$

$$= (A+B)(A^1+d)(A^1+d)(A^1+c)$$

Boolean functions:

Boolean Algebra is an algebra that deals with binary variables and Logic operations. A boolean function described by an expression Consists of binary variables, the Constants of and 1 and the Logic operation symbols.

For the given values of binary variables, the function can be equal to either 1 (or) o. For example consider the Boolean function $F_1 = x + y'z.$

The function F_i is equal to 1, if x is equal to 1 (e) if both y' and z are equal to 1, otherwise F_i is equal to 0. If y' is 1, y should be equal to 0.

Therefore Fiel if x=1 (07) if y=0 and z=1.

The boolean function can be represented in a truth table. The number of rows in a truth table is 2^n , where n is the number of variables in the Boolean function. The following table shows the truth table for $F_i = x + y'z$

			-
×	У	Z	F,
0	0	0	0
o	0	1	1
٥.	1	0	ø
စ	l	t	0
ι	٥	٥	1
ι	0	1	1
ι	t	٥	1
1	l		1

A boolean function cambe transformed from our algebraic expression into a circuit diagram composed of logic gates. The logic diagram for $F_1 = X + Y'z$ is shown below

$$\begin{array}{c|c} x & & \\ y & & \\ z & & \end{array}$$

Algebraic Manipulation:

when a boolean expression is implemented with logic gater, each term nequires a gate and each variable with in the term designates an input to that gate. A variable with in a term, either in Complemented form (b) in uncomplemented form is said to be a literal.

By reducing the number of terms, number of literals in a boolean expression, it is possible to obtain a simple circuit.

The techniques used for the simplification of boolean expression is discussed below.

- i> muliply au variables necessary to remove parantheris.
- 2) Look for identical terms only one of those terms is netained and all the othersterms are dropped.

AB + AB + AB + AB = ABAC' + AC' + AC' = AC'

3> Look for a variable and it's negation in the same term. This term can be dropped.

EL: ABCC = AB(0)=0; ABB = A(0) = 0.

4) Look for pains of terms that are identical except one variable is appearing outra in one of the two terms. Then the larger term can be dropped.

ABC + ABC D' = ABC (1+D') = ABC (1) = ABC

Look for pains of terms which have the same variables such that a variable in one of the term is complemented while in the other term it is not, then such terms are combined into a single term by dropping that variable.

 2π : ABCD + AB'CD = ACD(B+B') = ACD(1) : ABC'D+AB'C'D = AC'D

(Jun & (V'B')=B+C)

```
(42)
           Reduce the expression f = A [B+c'(AB+Ac')]
Edample:
(ખ્રસ
                    f = A \left[ B + c' (AB + Ac')' \right]
           Given
                                                    Applying Demorganis
                       = A [ B + C' (AB)'. (AC')']
                       = A [B+ c' (A+B) (A+c)]
                         A [B+ C' (A'A'+A'C+ A'B'+B'C)]
                        A (B+ C' (0+A'C+A'B'+B'C))
                      = A [B + c'A'c + c'A'B' + c'B'c] (: c'.c=0)
                      = A [B+0+ A'B'c'+0]
                      = A (B + A'B'c')
                       = AB+ AA'B'C'
                                                   (: AA' = 0)
                  f = AB
               f = A+B[AC+(B+c')D]
Example:
                 = A + B(AC+ BD+c'D)
                                                     ( : B.B = B
                 = A + ABC + BBD + BCD
                 = A+ ABC+BD+BCD
                 = A(1+Bc) + BD(1+c')
                                                   \left(\begin{array}{cc} \cdot \cdot & 1 + BC = 1 \\ 1 + C & = 1 \end{array}\right)
                    A (1) +BD(1)
                     A+BD
Practice problems: i) f(A,B,C)=(A+B)(A+C') + A'B'+A'C' simplify f(A,B,C).
                                                     Ans: f(A,B,C)= A+B+c
  a simplify f = (B+BC)(B+BC)(B+D) (Mus: f = B)
  3) f(A,B,C) = AB'C+B+BD'+ABD'+ A'C, Simplify f(A,B,C)
```

Complement of a boolean expression:

The Complement of a boolean function can be derived by using Demorgan's Theorems. The Demorgan's Theorems can be extended to 3(01) more Vasuiables

3 variable Demorgan's theorem:

$$(A+B+C)' = (A+x)'$$
 (Let $x=B+C$) $(ABC)' = (Ax)'$ (Let $x=BC$)
$$= A' \cdot x'$$

$$= A' \cdot (B+C)'$$

$$= A' + (BC)'$$

$$\therefore (A+B+C)' = A' \cdot B' \cdot C'$$

$$\therefore (A+B+C)' = A' \cdot B' \cdot C'$$

Example: Find the complement of Fi = xyz + xyz

Fz = X(y'z' + yz)

Given
$$F_1 = x'yz' + x'y'z$$
 and $F_2 = x(y'z' + yz)$

$$F_1' = (x'yz' + x'y'z)' = (x'yz')' \cdot (x'y'z)'$$

$$= ((x')' + y' + (z')') \cdot ((x')' + (y')' + z')$$

$$= (x + y' + z) (x + y + z') \quad [: (x')' = z]$$

$$F_{3}' = \left(x (y'z' + yz)\right)' = x' + (y'z' + yz)'$$

$$= x' + ((y'z')' \cdot ((yz)'))$$

$$= x' + (((y')' + (z')') \cdot ((y' + z')))$$

$$= x' + (((y')' + (z')') \cdot (((y' + z')))$$

NOTE: The complement of a boolean function can also be obtained by taking the dual of a boolean function and complementing each literal

Ex: Find the complement of the function F = AB + A(B+C) + B(B+D)Sol) Given function F = AB + A(B+C) + B'(B+D)Dual of $F = (A+B) \cdot (A+BC) \cdot (B'+BD)$

Complementing each literal in the dual of F = (A'+B')(A'+B'c')(B')+B'b' = (A'+B')(A'+B'c')(B+B'b')

:. Complement of F = F' = (A'+B') (A'+B'c) (B+B'D')

Practice Problems: Complement i) F = B'c'D + (B+C+D)' + B'c'D'E

canonical and standard forms:

canonical form:

In a boolean function a binary variable may appear as in it's notinal form (or) in it's Complement form. Now consider two binary variables it and I combined with AND operation. Since each variable may appear in either form, there are 4 possible combinations: it's it'd, it'd, it'd and ity. Each of these 4 AND terms is called as a minterm (or) a standard Product term. Similarly for in variables there are 2 possible minterms. Each minterm is formed by perborning AND operation of in variables, with each variable being primed if the corresponding bit of the binary variable is o' and unprimed if it is i'. Each minterm is designated as m. where i'd denotes the decimal receivalent of the binary number.

In the similar fashion when two binary variables are (say x and y) combined with or operation, there are 4 possible combinations. They are x'ty', x'ty, xty' and xty. Each of these 4 or terms are called as a max term (or) a standard sum term. Similarly for n variables there are 2nd possible max terms. Each

man term is formed by perborning or operation among no variables, with each variable is being primed if the corresponding bit of the binary variable is I and unprimed if it is o'. Each maxterm is designated as M. where I represents the decimal convictent of the binary number.

The following table shows the minterms and markerms for 3 variables of binary.

X	7	2	MI	n term	Max term		
			Term	Designation	Term	perignation	
٥	O	0	メップ	mo	7+7+2	Mo	
0	0	1	xlyz	m,	2+7+2	M,	
0	1	0	スリン	m,_	xtytz	M ₂	
٥	1	1	zyz	m ₃	x+y'+2'	M ₃	
l	0	0	xyz	my	x1+J+Z	M4	
ſ	o	1	oly'z	m ₅	x'+y+z'	M ₅	
1	1	٥	xy z'	m ₆	x+y+z	MG	
1	1	1	xy z	m ₇	スナナナン	Ma	

A boolean function can be expressed algebraically from a given truth table by forming a minterm for each Combination of the variable that Produces 1 in the function and then taking or of all those terms.

A boolean-function can be expressed algebraically from a given truth table by forming a markerm for each combination of the variables that produces a in the function and then taking the AND of au those teams.

For example consider the functions F, and F2 as shown in below table.

X	y	Z	F,	F2
Ò	O	0	٥	0
٥	٥	t	1	O
0	t	0	0	0
0	1	1	0	ĺ
1	O	0	Ē	0
١	O	1	0	1
ı	ł	O	0	ı
1	ı	(1	1

$$F_1 = m_1 + m_4 + m_7$$

= $x^1 y^1 z + x y^1 z^1 + x y^2$
= $Em(1, 4, 7)$
 $F_2 = x^1 y^2 + x y^2 + x y^2 + x y^2$
= $m_3 + m_5 + m_6 + m_7$
= $Em(3, 5, 6, 7)$

The above two functions are represented in terms of mintenns.

Now the following functions from the above table shows the functions in terms of manuterms.

$$F_{1} = (x+y+z) (x+y+z) (x+y+z') (x'+y+z') (x'+y+z') (x'+y+z')$$

$$= M_{0} \cdot M_{2} \cdot M_{3} \cdot M_{5} \cdot M_{6}$$

$$= TTM(0,2,3,5,6)$$

$$F_{2} = (x+y+z) (x+y+z') (x+y'+z) (x'+y+z)$$

$$= M_{0} \cdot M_{1} \cdot M_{2} \cdot M_{4}$$

$$= TTM(0,1,2,4)$$

The complement of a boolean function can be obtained from a truth table by forming the minterms for each Combination that produces a o' in the function and then oring those terms.

Similarly the complement of a boolean function can be obtained from a truth table by forming the maxterms for each combination that produces a 1 in the function and then ANDing those terms.

- Any boolean function can be expressed as a sum of minterms (or) as the product of maxtenms. Boolean functions expressed as a sum of minterms is known as canonical sop form (or) minterm canonical form (or) sum of minterms form.
- * Boolean functions expressed as a product of markterns is known as Counonical Postorm (or) marktern Canonical form (or) product of markterns form.
 - * usually each minterm(or) max term contains, by detinition all the variables either in complemented form (or) in uncomplemented form.

Standard forms: Another way to represent the boolean functions is in standard form. In this Configuration each term of a boolean function may contain one, (or) two (or) any number of literals.

- * There are two types of standard forms. They are

 |> Sum of products form (sop form)

 2> Product of sum form (pos form).
- # The sum of products form is a form in which a boolean function contains. AND terms called product terms, of one (or) more literals each. The sum denotes the oring of these terms. Example for sop form function is $F_1 = Y' + xy + x'yz'$. This expression has three product terms Y', xy, x'yz' of 11 iteral, 2 literals and 3 literals respectively.
 - It The product of sum form is a form in which a boolean function Contains or terms called sum terms, of one or more literals each. The product denotes the Anding of these terms. The example for Pos form function is $f_2 = \chi(y'+2)(\chi'+y+z'+W)$

In this example we have three sum terms X, y'+z, x+y+z+w of 1 literal, 2 literals and 4 literals nespectively.

conversion of sop form to comonical sop form;

To convert a boolean function of sop form to canonical sop form the following steps one to be followed.

- > Find the missing literal of each product term if any.
- 2) AND each froduct term that has missing literal / siterals with term/terms formed by oring the literal and it's complement.
- Expand the terms by applying distributive law and neorder the literals in the product terms.
- 4) Reduce the expression by omitting the nepeated product terms if any. Ex: ABC + ABC + ABC ABC.

Example: Convert the function of (A,B,C) = AB+BC+AC into Camonical Sop form. and canonical pos form.

Sol) given f(A,B,C) = AB + BC + AC

=
$$AB(c+c') + (BC)(A+A)+(Ac)(B+B')$$
 $(x(y+z))$ = $xy+xz$

= ABC + ABC + BCA + BCA + ACB + ACB

= ABC + ABC + ABC + ABC + ABC + ABC

f(A,B,C) = ABC + ABC + A'BC + AB'C

= m7 + m6 + m3 + m3

, canonical sop form = IM(3,5,6,7) = ABC+ABC+ABC+ABC.

Camonial Pos form = TTM (0, 1, 2, 4) = (A+B+c) (A+B+c) (A+B+c) (A+B+c)

NOTE: The carnonical Pos form function from a Camonical sop function Can be written simply by writing the missing decimal numbers from the Canonical sop form function, and vice versa.

canonical Pos form from the given pos form function:

The Conversion of Pos to Camonical Pos can be accomplished by using the following steps.

- i) Find the missing literal in each sum term if any.
- exith the term / terms formed by Anning the literal and it's complement.
- 3> Expand the terms by applying distributive law and residen the literals in the sum terms.
- 4) Reduce the expression by omitting nepeated sumterms if any.
 for example (A+B+C)(A+B+C)(A+B+C) = A+B+C.

Example: Convert the pos form function F(A,B,C) = (+B)(B+C)(A+C) to Canonical Pos form and Canonical Sop form.

sol) given F(A,B,C) = (A+B) (B+C) (A+C)

(P+C+B)

= TTM (0,1, 2,4)

:. Canonical POS form of F(A,B,C) = TTH(0,1,2,4) = (A+B+C) (A+B+C)

(A)+B+C) (A+B+C)

Canonical sop form of F(A,B,C) = Im(3,5,6,7) = 1/BC + 1/BC + 1/BC

Canonical sop form of F(A,B,C) = Im(3,5,6,7) = 1/BC + 1/BC + 1/BC

practice problems:

- i) convert F, = A+Bc+ABD+ABCD to comonical sop form and comonical POS form
- is convert $F_2 = A(A'+B)(A'+B+c')$ to commical Pos form and commi--cal sop form
- Lie convert F3 = B'+Bc' + A'B'c' to Camonical Sop form.

Other Logic operations:

There are g^{2n} possible functions for n binary variables. For two variables (i.e. n=2) the number of Possible functions are $g^{2(d)}$ = 16. Therefore we can have 16 different functions formed with two binary variables say x and y. Let the functions be represented as F_0 , F_1 ---- F_{15} . The truth table for these 16 functions of two variables in given below.

	-	_			" "	-						and the second second	_				
χ	ч	Fo	Fı	f ₂	F_3	P4	F5	F6	F7	F ₈	Fg	Fio	Fil	Fi ₂	F ₁₃	Fi4	F15-
0	0	0	G	0	0	0	0	٥	0	ı	1	I	1	3	ı	I	1
0	1	0	0	0	0	1	ţ	t	ī	٥	٥	٥	٥	1	1	ı	1
l	0	0	0	1	1	0	O	1	1	0	0	1	ı	0	٥	1	ţ
1	1	0	Ī	0	t	0	1	O	1	0	1	٥	I	0	1	٥	ţ

The 16 functions listed in the truthtable can be expressed algebraically by means of Boolean expressions.

Each function can be expressed in terms of the Boolean operators, but some of the functions can not be expressed in terms of operators, there is no specific reason for that.

The 16 functions listed can be subdivided into three Categories.

- > Two functions that produce a constant 0 (02) 1.
- 2) Four functions with whary operations: Complement and transfer.
- 3) Ten functions With binary operators that debine eight differentoperations: AND, OR, NAND, NOR, Exclusive-OR, Equivalence, inhibition

and implication. The 16 boolean functions their names and operators are listed below.

j		•	below.
Boolean Functions	operator Symbol	Nome	Comments
F ₀ = 0	-	NUU	Binary Constant o
F, = 749	x. y	AND	x and y.
F2 = 219	2/4	Inhibition	sebut not y
F ₃ = 12	-	Transfer	×
F4 = x/y	4/2	Inhibition	y but not x
F = 4	-	Transfer	7
F6 = x14+xy	×⊕ነ	Exclusive - 0R	x or y but not both.
F7 = X+y	1+7	OR	x dry.
Fg = (x+y)	x44	NOR	Not or
$F_q = x'y' + xy$	хоч	Equivalence	n equals y.
F10 = y	91	Complement	Not y
F11 = X+Y'	xcy	Implication	If y then x
F12 = 21	ત્રે'	Complement	not z
Fi3 = x'+4	צכצ	Implication	If it them y
Ry = (24)	2 14	NAND	NOT AND
F15 = 1	-	Identity	Binary Constant 1.

NOTE: The boolean functions shown in the above Rable are the simplified forms of the Canonical sop form of the function.

For example from the bouth table $F_5 = \chi y + \chi y$ $= y(\chi + \chi)$


1. F5 = 9

similarly $F_{11} = x y' + x y' + x y' = y'(x'+x) + x y = y'+x y = y'+x y' = x+y'$ Similarly all the remaining functions also can be derived.

Digital Logic gates:

AND Gate: An AND gete has two (or) more inputs but only one output. The output will be at logic 1 state only when each of it's inputs is at logic 1 state. The output is at logic 0 state even if one of it's inputs is at logic o' state.

The logic symbol and the truthtable of a two input AND gate is as shown in figure below.




Thuth table

Inputs	output
A B	X= A.B
0 0	0
0 1	O
ا ن	0
1 1	1

OR flate: An OR gate has two or more imputs but only one output. The output assumes logic 1 state, even if one of it's imputs is at logic 1 state. The output is logic o' only when each of the imputs in at logic o state.

The logic symbol and the touth table of a two input or gate is as shown in figure below.



fig! Logic symbol for a two.
- input or gate

T L	1 1	
Truth	tab	œ

Inputs	output
A B	スニA+B
0 0	٥
0 1	1
1 0	,
1 1	1 1

NOT gate: A NOT gate is also called as an inventor it has only one input and one output. The output of Not gate is always the complement of it's imput. i.e the output of the Not gate is at

Logic 1 state when it's input is in logic 0 state and it is at Logic o state when it's input is in logic 1 state.

The logic symbol and touth table of the inventer is as shown in below figure.

Truth table		
Input	output	
A	X=A'	
0	,	
	٥	

NOTE: the AND gate, or gate and the Not gate are alled as the basic gates.

Universal Gates:


Though the logic circuits of any complexity can be realized by using only the three basic gates (AND, OR and NOT), these are two universal gates (NAND and NOR), each of which can also realize logic circuits single - handedly. Therefore the NAND and NOR gates are called universal building blocks.


That means the NAND gate Gr) NOR gate can perborn an the theree basic logic functions in AND, OR and NOT.

NAND Gate:

NAND means NOT + AND. i.e., the AND output is invented. The expression for the output of a NAND gate is consisten as $X = (A \cdot B \cdot C \cdot - - - \cdot)^{\prime}$. The output of the NAND gate is at logic of state when each of the input is at logic 1 state. For any other combination of inputs, the output is at logic 1 state.

The logic symbol and the truth lable of a two input NAND gate is as shown in below figure.






Truth Table

m	puts	1 output
A	В	×
0	0	1
٥	1	t
l	0	ı
١	1	0

** NOTE: The NAND gate can be inepresented alternatively by using bubbled OR gate. The OR gate with invented inputs is alled as a bubbled OR gate.



Realisation of basic logic gates using NAND gate:

NOT Gate

 $A \qquad (A \cdot A) = A'$

fig: NAND gate as an inventer

AND gate




fig: AND gate using NAND gates

or gate





fig: OR Gate wing NAND gates.

NOR Gate: NOR means NOT+OR is the OR output is complemented. The engression for the output of NOR gate is X=(A+B+C+-)

The output of NOR gate is at Logic 1 state when each one of it's inputs is at Logic o' Level. For any other combination of inputs, the output is at Logic o' state.

The Logic Symbol and truth table for a two input NOR gate is as shown in below figures.



Truth Table


A B		x=(A+B)
0	0	1
0	1	0
1	O	0
1	ı	0

** NOTE :

Alternatively the NOR Gate can be represented by using bubbled AND gate each input it in complemented form.

$$A = A' \cdot B' = (A+B)' = A = A \rightarrow X = (A+B)'$$

Realization of basic logic gastes using NOR gate:



Exclusive or gate (or) Ex-or gate (or) xor gate: this gate has only two inputs. Xor gate output is at logic 1 state when one and only one of it's two inputs is at logic 1 state. Otherwise the output is at logic o'state. Since an xor gate produces the output 1 only when the inputs are not equal, it is also caused as an anti-coincidence gate (or) inequality detector.

The operator symbol for xOR is D. The symbol for an XOR gate and it's truth table is as shown in below figure.

B X = A ⊕ B

fig: xor gate symbol

A DB = A B+ AB

Truth Table

A	В	X= ADB
0	0	0
0	١	1
١	0	1
t	1	0

NOTE: The NOR gate has only two inputs. To person NOR operation among more than two variables firstly person NOR operation between two variables using an NOR gate whole output it given as an input to another NOR gate as one of the input and the Third variable as the second variable and so on. The same thing is applicable for XNOR.

ABBECED

$$\begin{array}{c|c} A & & \\ B & & \\ \hline \end{array}$$

Exclusive NOR Gate (08) Ex-NOR gate (08) XNOR gate:

An XNOR gate how two inputs and only one output. The output of an XNOR gate is at logic 1 state only when both the inputs one at either logic o' state (81) at logic 1 state. Otherwise the output is at logic o' state. Since an xnor gate Produces the output 1 only when the two inputs are equal, it is also aned

ou a coincidence gate (01) an equality detector.

The operator symbol for XNOR operation is . The logic symbol and the truth table for an XNOR gate is as shown in below.


A
$$X = A \odot B = A'B' + AB$$

$$A \odot B = (A \oplus B)'$$

A	B	X= AOB
0	0	1
0	1	O
1	0	0
t	1	1

NOTE: When there are multiple input, to perform xnor , we should perform the XOR operation for the first two variables using an XOR gate whose output is taken as one of the input for another XOR gate with third variable as second input. This is Continued till the last but one variable. But for last variable we use XNOR gate.

AO BO CO DOE



INTEGRATED CIRCUITS: (IC): An Ic is also called as a chip.

An integrated Circuit (IC) is a small silicon semiconductor Crystal containing the electronic components for the digital gates. The various gates are interconnected inside the Chip to form the required circuit.

The chip is mounted on a Ceramic (Or) Plastic Container and Connections are allded to external pins to form the integrated circuit.

The traditional method of a combinational logic circuit design involves simplification of a logic function and realizing that function using logic gates. When the Circuit is more complex this traditional method becomes time taking and less reliable. Hence we present these Integrated circuits

Levels of integration:

Digital Ic's are often alegorized according to their Circuit Complexity as measured by the number of Logic gates in a single Pactage. The Ic, have the following levels of integration based on the number of logic gates.

i) Small scale Integration (88I): The ICA of Small scale Integration Contain usually fewer than logates and it is limited by the number of Pins available in the IC. The inputs and outputs of the gates are Connected directly to the Pins in the Package.

ii) Medium scale Integration (MSI): The Ic's of Medium scale Integration Contain approximately to to loo gates in a single package. They weally perbolim specific clerientary digital operations such as decoders, adders or multiplexers.

itiplange scale Integration (LSI): The ICX of large scale integration have the gates between 100 to a few thousands in a single package. They include digital systems such as processors, memory chips, and programmable Logic devices.

We resident the second of gates with in a single parkage. They include advanced microprocessors, large memories, and larger programmable Logic Devices. Because of their small size and low Got, VLSI devices have brought a revolution in the computer system design technology.

Digital Logic Families:

Digital ICA one not only classified based on their complexity or logical operation, but also the circuit technology to which they belong to. The circuit technology is returned to as a digital logic family. Each logic family has it's own basic electronic circuit upon which

more complex digital circuity are developed. The electronic circuit used in the construction of the basic circuit is usually used as the name of the technology. The most popular rogic families of digital Ic's are discussed below.

TTL (Transistor-Transistor Logic): uses bipolar transistors as their major circuit element.

ECL (Emitter coupled Logic): It was bipolar translators on their major circuit element.

MOS (Metal oxide Semiconductor): User impolar MOSFETS as their major components.

CMOS (Complementary Metal oxide semiconductor): Uses wripolar MOSFETS as their major components.

Because of the use of different principle Components, their electrical behaviour are different. The most important parameters that are evaluated for each logic family are discussed below.

Fan out: It specifies the number of standard loads that the output of a typical gate candrive without impairing it's normal operation A standard load is usually debined as the amount of current needed by the input of another similar gate of the same family. Power Dissipation: It is the power consumed by the gate that is supplied by the Supply voltage.

propagation delay: It is the time interval between the application of an input pulse and the occurrence of the resulting orubput pulse from a gate.

Noise margin: It is the marimum external noise voltage being added to an input signal that does not cause an underirable change in the circuit output.

Fan-in: It is the number of inputs that a logic gate has. The Fan-in for inverter is 1, 2-input NAND gate Fan-in is 2 etc.

UNIT-II GATE LEVEL MINIMISATION.

* We know that the boolean functions can be realized using logic gates. The total number of logic gates and literals can be reduced, if the boolean function is simplified. The simplification of a boolean function is required for reducing the complexity and cost of the designing of its logic circuit.

* During the process of simplification using boolean algebra one must know the boolean laws, mules, propenties and theorems thoroughly. And also it is negulied to predict the successive steps to get the simplest expression.

It is also called as karnaugh map method (or) k-map method.

* The map method wou first proposed by Veitch and modified by Karnaugh. And hence map method is also called as Veitch diagram (or) Karnaugh-map.

The map method (or) karnaugh-map (or) k-map method;

- Square box is called as a cell that represents either a minterm or a max term.
- The simplified function produced using K-map is present in any one of the standard forms ie either in product of sums (pos) form or in sum of products form.
- and each term should have hinimum number of literals.


A K-map Contains 2n cells for it's n-variable boolean expression.

For example a 4-variable boolean expression contains 2=16 cells.

2-Variable K-map:

In a R-variable K-map there one 2=4 cells. Each cell represents a minterm (or) a max term.

A two variable k-map with minterm representation and markerm representation are as shown in below.



2-variable k-map with minterm representation





fig: 2- variable K-map with max-term representation

3-variable K-map:

A 3-variable K-map consists of 23 = 8 cells. Each cell represents a minterm or a man term.

Here the minterms (or) markerms are avoranged in graycode. - sequence but not in the ordinary binary scauence.

The advantage of Gray code over normal binary sequence is that only one bit position is having a change between it's present value to Previous value (07) between it's prevent value to it's next value. The three variable k-map with minterm and maxterm representations are given in below figures.



4-variable K-map:

A 4-variable K-map contains 2 = 16 cells. Each cell contains either minterm or maxterm.

A 4-variable k-map containing mintern representation and maxterm representation are as shown in below.

	AB/C	0 20	c'p	CD	CD 10
A'B'	00	A'B'c'b	AB'c'D	AlB'CD	A'B'CD'
AB	01	ABCO 4	ABCD	ABCD	ABCDI
AB	11	ABC D'	AB C D	ABCD	AB CD
AB	10	AB'C'D'	AB'CD	-	ABICDI 10

VB/C	C+D	C+D'	C+D	040
A+B ao	A+B+C+D	1	[3	A+B+C+D
AtB OI	A+8+C+D	A+B+40	A+B+C+D	A+B+C+D
A+B 11	A+B+C+D	A+B+C+D	A+8+C+0	AB+C+D
A'+B 10	A+B+C+D	A+B+C+D	क्षे+3+ch	A+B+C+D

fig: 4-variable k-map with min term nepresentation.

tig: 4-variousle k-map with malterm representation.

The following terms are defined with respect to k-map simplification.

Pair: A group of two adjacent minterms (or) maxterms is called as a pair. A pair eliminates one variable from the resultant term.

Quad: A group of four adjacent minterms (or) maxterms is called as a quad. A quad eliminates two variables from it's resultant term.

Octet: A group of eight adjacent minterms (or) maxterms is called as an octet. An octet eliminates three variables from it's resultant term.

* NOTE

In a k-map any two cells are said to be adjacent, if their binary equivalent values are having only a one bit toxition, change.

Ex: Though cell number o' and cell number 2' are not looking like adjacent, they are adjacent. Because the binary equivalent for o' and 2' are having a change only in one bit Position.

0=0000, 2=0010. Only 2nd LSB bit is getting changed.

Manimal Sop form: (or) simplified sop form:

To get the simplified expression in sop form we have to follow the steps below.

- 1) Plot the K-map and Place I's in the cells corresponding to the given minteness in the given boolean expression.
- 2) Check for the 1's and encircle those 1's which are not adjacent to any other 1's. These are called as isolated 1's.
- 3) check for the 1's which are adjacent to only one 1' and extircte them as a pair.
- 4) check for the 1's that are having 4 adjacent 1's (quad) and 8 adjacent 1's (octet), even if some of the 1's among them are already encircled. While doing this make sure that there are less number of groups.
- 5) Form the simplified boolean function by summing all the Product terms of all groups.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.


Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.

Problems: Simplify the following two Variable boolean functions in sop.


Problems: Simplify the following two Variable boolean functions in sop.

1 set) Given boolean function f(x,y) = Im(0,1,3)




The Simplified sop form
function is obtained by summing
each term of each group f(X) = x'+y

2) Given boolen function Sol $\pm (A,B) = \sum_{n} (1,2,3)$




: f(A,B) = A + B.

Given boolean function f(A,B) = Im(1,3)



4) Given boolean function f(2,y) = Im(0,1,2,3)



In a k-map, if every cell covers a minterm for the given boolean function, the function will be equal to unity. i-e f(x,y) = 1


a) simplify the following boolean functions in sop form using k-map

> F(x, y, z) = Im(2, 3, 4, 5)


a) F(x, y, z) = Im(0, 2, 4,5) 3) F(A,B,C) = Im(0,1,2,3,4,5,6,7)

150) given boolean function

F(X, Y, Z) = Im(2,3,4,5)




given boolean function F(x, y, z) = Im(0, 2, y, s)




 $F(X,Y,Z) = \Sigma m(0,3,4,5) = XZ + XY$

3) Given F(A,B,C)= Im(0,1,2,3,4,5,6,7)



F(A,B,C) =

1 4) Given F(x, y, z) = Im(1, 3, 5, 6, 7)



NOTE: Errespective of number of variables, if a K-map contains all 1's the Simplified function value is unity.


Simplify the following boolean functions into sop form using K-map

1)
$$F(x,y,z) = Im(0,2,4,7)$$
 2) $F(x,y,z) = Im(0,23,6,7)$
3) $Y(A,B,C) = Im(0,2,4,7)$


$$\gamma(A,B,c) = \pi M(0,2,4,7) + F(2,7,2) = \pi M(3,5)$$


$$F(A,B,C) = AB + A'C + B'C + ABC \Rightarrow Y(A,B,C) = Im(1,2,4,5,6,7)$$

Sol given boolean function F(x,y,z) = Zm(0,2,4,7)



is simplified form of F(x,y,z) in sop = xyz + x'z' + y'z'






simplified from of f(x,y,z)ing sof form F(x,y,z)= y+x'z'

4) given
$$F(x,y,z) = T(Y(3,5))$$

Sat' $= \sum m(0,1,2,4,6,7)$




5 Given FCA,B, c) = AB+A'c+B'c+ABC

To simplify any function, it should be in canonical form. but the given function is not in canonical form. So convert the given function F(A,B,c) into minterm canonical form.

3) Y(A,B,C) = TIM(0,2,4,7)

To simplify a boolean function into sop form, it should be in canonical minterin form. So convert the given Y(A,B,C)which is present in canonical markerin form into canonical minterin form



: Y(A,B,C) = ABC+ AC+ BC


F(AB,C) = AB(C+C') + A'C(B+B') + BC(A+A)
+ ABC


F(A,B,C) = ABC+A'BC'+A'BC+A'B'C+AB'C + A'B'C + ABC

= ABC + ABC + ABC+ ABC+ABC


= $m_3 + m_2 + m_1 + m_5 + m_7$ = Zm(1,2,3,5,7)







: Simplified sopform of F(A,B,C)ik F(A,B,C) = A'B + C 6) Given y(A,B,C) = Zm(1,2,4,5,6,7)



:. Simplified soptom of y(A,B,C) is y(A,B,C) = B'C + BC' + A

(H.W) $\int simplify the following boolean functions into sop using k-map.$ I) <math>F(A,B,C) = A'B + A'C + ABC 2) F(X,Y,Z) = Im(0, 2,3,4,6,7)3) $Y(A,B,C) = \pi M(2,3,4,5)$ 4) F(A,B,C) = Im(0,2,4,5,7)


simplify the following boolean functions into sop using k-map.

) Y(A,B,C,D) = Im(2,4,5,9,11,12,13,14) => F(A,B,C,D)= Im(0,1,3,7,11,13,14,15)


3) F(W, X, 4, 2) = Im(2,3,6,10,12,13,14,15) 4) F(A,B,C,D) = Im(3,4,5,7,9,13,14,15)

5) F = Im(1,2,4,6,7,11,12,14) 6) F(W,X,Y,Z) = Im(2,3,7,9,12,13,14,15)

sol) Given y(A,B,C,D) = Im(2,4,5,9,11,12,13,14) | & Given F(A,B,C,D) = Dm(0,1,3,7,11,13,14,15)



:. Y(A,B,C,D) = A'B'CD' + ABD + ABD + BC



: I=(A,B,C,D) = A'BC+ABD+ABC+CD


NOTE: Sometimes the fiven boolean function may not be having variables. In that case the desired alphabets can be taken as variables but the number of variables is to be decided based on the highest minterm decimal equivalent. For example y = Inl(0, 1, 4, 7, 9, 11, 13). In this

example the highest minterm decimal equivalent is 13, which can be written as 1101 in it's binary. Here 1101 has 4 digits of binary so we can take 4 alphabets as we desire say w,x,y,z (ex) A,B,C,D. But, if the evertion it self contains variables we have to stick on to the given variables only.


Siven F(W, X, Y, Z) = Im(2,3,6,10, 12,13,14,15) 4) given F(A,B,C,D)=Im(3,4,5,7,9,13,14,15) y'z c'p T AB OO Wx of wixy AB OI WZ 11 AB II WY 10 AB' 10 921 AC'D :. F(W,x,y,z) = wxy+wx+yz : F(A,B,C,D) = A'CD + A'BC + ABC + ACD

Given function F = Im(1,2,4,6,3,11,12,14)Let the variables be A,B,c,D.

: F(AB, C, D)= Im(1, 2, 4,6,7,11,12,14)



6) Given F(W, z, y, z) = Im(2, 3, 7, 9, 12, 13, 14, 15)



i. F(W,x,y,z) = Wx y+ xyz+wyz+wx

.. F(A,B, C,D) = A'B'C'O + ABCD + A'CD + A'BC+BD

H·w) Simplify the following boolean functions into Sop using k-map $(Y(A_1B,C,D)) = A'B'CD' + A'BC'D' + A'BC'D + ABC'D' + ABC'D' + ABC'D + AB$

Prime implicants & Essential prime implicants:

A prime implicant is a product term that is obtained by Combining maximum number of Possible adjacent minterms as a group in the K-map.


If a minterm is covered only one time in a prime implicant then that prime implicant is said to be an essential prime implicant.

The essential Prime implicants are formed by Looking at each cell that is marked with I and Checking the number of prime implicants that cover it. If only one prime implicant covers a particular cell that prime implicant is essential otherwise it is non essential.

Ex:) Find the simplified expression for the tollowing boolean function first by finding essential prime implicants using K-map.

f(A,B,C,D) = \(\Sigma\)(0,2,3,5,7,8,9,10,11,13,15)

SOL) Given f(A,B,C,D) = Im(0,2,3,5,7,8,9,10,11,13,15)




Essential prime implicants - BD BD

Non Essential prime implicants - AB CD

Simplified expression for f(A,B,C,D) = BD + BD + AB + CD.


\$\ \(\text{F(A,B,C,D)} = \text{Zm(0,2,3,5,7,8,10,11,14,15)} \) find simplified sop by finding \(\text{AB/CD} \) \(\text{BB/DB/BD} \) \(\text{EMC, nid-prime implicants using k-map?} \)



Essential Prime implicants = BD, ABD, AC Non Essential prime implicants = CD

:. simplified expression for f(A,B,C,D) = B'D' + A'BD + AC + CD


F(W,X,Y,Z) = Em(1,3,4,5,10,11,12,13,14,15) Find Simplified Sop form function by finding exential prime implicants



: F(W,x,y,z) = xy + wy + w x z

4) F(W,X,y,s) = Im(0,2,4,5,6,7,8,10,13,15) find the Simplified form of sop by finding exential prime implicants.

Given F(m,x,x,z) = Im(0,2,4,5,6,7,8,10,13,15)




SOL

5)

Sol)

Emential prime implicants = n/z xz

Simplified sop form function $F(\omega,x,y,z) = x^2z + xz + \omega^2x$ $F(A,B,C,D) = \sum m(0,2,4,6,7,8,10,12,13,15)$ find the simplified form of sop by finding oriven $F(A,B,C,D) = \sum m(0,2,4,6,7,8,10,12,13,15)$ exential prime implicants.



Expential Prime implicants = BO, AO, CO
Non expential Prime implicants = BCD, ABD

: f(A,B,C,D) = B'D'+ A'd+ c'D'+BCD + ABD

NAND & NOR Implementation (or) NAND & NOR Realization:


). Draw the Logic diagram using basic Logic gates (AND, OR, NOT)


e). If NAND Logic is being implemented, add bubbles to the output of the AND gates and to the inputs of OR gates.


- 3) If NOR Logic is being implemented, add bubbles to the output of the OR gates and to the inputs of the AND gates.
- 4) Add an inventor (not gate) to each line that neceives a bubble in steps or steps.
- 5) Eliminate double invensions and replace bubbled AND by NOR, bubbled OR by NAND
- 6) Replace single inverter with NAND inverter (in NAND realization)/ NOR inverter (in NOR realization).


Ex: Implement F(A,B,c) = AB + Bc using NAND, NOR logic gates. sor given F(A,B,c) = A'B + B'c'


NAND Realization:


















 $\underline{\underline{H}\cdot W}$ Implement $F(A,B) = A \oplus B$ using NAND, NOR (Hint: $A \oplus B = A B' + A'B$)


Problem Simplify $f(A_1B_1, C_1D) = Im(2,3,5,7,8,10,11,13,14,15)$ in sop form using K-map and implement with NAND gates.

sol) Given f(A,B,C,D) = Im(2,3,5,7,8,10,11,13,14,15)




: f(A,B,C,D) = ABD+ BC+ AC+ BD

Implementation of F(A,B,C,D) wing NAND gates.







Implement NAND logic for the simplified sop form of the following (H·W) functions i) F(A,B,C,D) = TIM(5,9,11,12,13,14,15). Use k-map method. ii) Y(U, x, 5, z) = TTM(0, 1, 3, 5, 6, 7, 10, 14, 15) using k-map method.


Minimal pos form (or) simplified Pos form:

To get the simplified expression in Pos form we have to follow The tteps given below.


- i) plot the K-map and Place of in the place of mountering that are given in the given boolean expression.
- 2) check for the o's and encircle those o's that one not adjacent to any other o's. These are called as inolated o's.


- 3) Check for the 0's which are adjacent to only one 'o' and encircle them as a Pair.
- 4) check for wads (4 adjacent o's) and octets (8 adjacent o's) even if some of the o's among them one already encircled. While doing this make sure that there are less number of groups.
- 5) form the simplified boolean function by making the product of all sum terms of all groups.

Problem:) F(A,B,C,D) = TTM(0,1,4,6,9,12) simplify this function into Posform using K-map and implement using NOR gates. Soly given F(A,B,C,D) = TTM(0,1,4,6,9,12)



Implementation of the above simplified POS form of F(A,B,C,D) in NOR gates:






- simplify the following function in POS form. using k-mag. $F(A,B,C,D) = (\overline{A} + \overline{B} + \overline{D}) (\overline{A} + \overline{B} + \overline{C}) (\overline{A} + \overline{B} + C) (\overline{B} + \overline{C} + \overline{D}) \text{ Using k-map.}$
- Given $F(A_1B_1,C_1D) = (\overline{A}+B+\overline{D})(\overline{A}+\overline{B}+\overline{C})(\overline{A}+\overline{B}+\overline{C})(\overline{B}+\overline{C}+\overline{D})$ The above function is not given in minterm Comonical form. So we have to Convert it into minterm Comonical form.

 $F(A_1B,C_1D) = (\overline{A}+B+\overline{D}+C\overline{C})(\overline{A}+\overline{B}+\overline{C}+D\overline{D})(\overline{B}+\overline{C}+\overline{D}+A\overline{A})(\overline{A}+\overline{B}+C+D\overline{D})$ $F(A_1B,C_1D) = (\overline{A}+B+\overline{D}+C)(\overline{A}+B+\overline{D}+\overline{C})(\overline{A}+\overline{B}+\overline{C}+D)(\overline{A}+\overline{B}+\overline{C}+\overline{D})(\overline{B}+\overline{C}+\overline{D}+\overline{A})$ $(\overline{A}+\overline{B}+C+D)(\overline{A}+\overline{B}+C+\overline{D}) \cdot (\overline{B}+\overline{C}+\overline{D}+\overline{A})$

> = Mq M11 . My M15 M7 M12 M13 = TTM(7,9, 11, 12, 13,14,15)




 $F(A,B,C,D) = (B+C+D) \cdot (A+D) \cdot (A+D)$

- Simplify the following boolean function into POS Using & map $F(A,B,C,D) = \Sigma m(2,4,8,9,11,12,13)$
- Sol) Given F(A,B,C,D) = Im(2,4,8,9,11,12,13)

 To Aimplify in Posform it is better to have the function in Product of Marx terms form. Conventing F(A,B,C,D) into Product of marx terms form


We get F(A,B,C,D) = TIM(0,1,3,5,6,7,10,14,15)



:
$$F(A_1B_1C_1D) = (A+B+C)(\overline{A}+\overline{C}+D)(\overline{A}+\overline{D})(\overline{B}+\overline{C})$$


4) F(A,B,C,D) = TIM(4,6,10,12,13,15) Convert into Simplified POS form Using K-map.

sel Given F(A, B, C, D) = TIM (4, 6, 10, 12, 13, 15)



(F(A,B,C,D) = (A+B+C+D)(A+B+D)(B+C+D) (A+B+D)

5) F(A,B,C,D) = 1TM(0,1,4,7,9,14,15) Simplify in positing k-map.



H.W

Simplify the following in Pos form using k-map, and implement using i) F(W,X,Y,Z) = Zm(0,2,4,5,6,7,8,10,13,15) NOR gate ii) F(A,B,C,D) = TTM(1,4,6,9,12,13)

Dont case conditions:

In some Logic circuits certain input Conditions will never occur. For those input Conditions output of the circuit is not defined clearly. It can be either Logic i' or Logic o', such input Conditions for which the output of the function is not defined is known as don't care conditions (or) incompretely specified functions.

For example in 4-bit BCD code the decimal digits from o through 15 are possible but the decimal digits o through 'q' are considered to be valid BCD and the remaining 6 values (i.e from 10 to 15) are invalid BCD.

Exall Let us consider the following truth table in which the outputs are defined for the inputs from 600 to 101, for the remaining input Conditions the output is marked as dont care.

point care condition is denoted by any one of the following * (01)

A	В	C	У	١
0	0	0.	0	
0	0	1	T	
0	1	0	0	
0	t	1	1	
l	٥	D	٥	
t	0	ı	1.	
1	t	0	χ	
l	1	1	X	

From this truth table Y(A,B,C) Can be written as Y(A,B,C) = Im(1,3,5) + d(G,7)

Let us consider an example of even parity generator for a 4-bit BCD. The output for the last 6 input conditions can't be specified. So the output of the even parity generator for last 6 i/p conditions of BCD are dont care.

			- (
n partly Generator	output o	D	C	8	A
		0	0	0	0
		4	0	0	0
1		0	1	0	0
		ı	1	0	0
	8	0	0	1	0
		ı	0	ı	0
		o	1	ı	0
		ı	,	(0
				•	- T- N
		D	O	0	1,
		1	0	0	l
		O	t	0	l
		7	Ĭ	0	T
	9		,	J	
		0	0	1	1
		1	O	i	1
				3/12	Š
	, ,	٥	1	ı	t
	х	1	1	1	ı


Problem simplify the function given by the following touth table using K-map in sop form. A B (V(D.B.C)

A	В	C	Y(A,B,C)
0	0	0	0
0	٥	1	i
0	U	0	O
0	1	1	1
1	0	0	0
t	0	1	1
1	1	o	x
1	1	t	x'

From the given truth table $Y(A_1B_1C)$ can be writtened $Y(A_1B_1C) = Zm(1,3,5) + d(6,7)$

SOL


So drawing the K-map for V(A, B, C) we get the following.



: Y(A, B, C) = C


F(W,X,Y,Z) = Im(1,3,7,11,15) + d(0,9,5) simplify this function in sor using k-map.

sol) Given F(W,X,Y,z) = Zm(1,3,7,11,15) + d(0,2,5)



: F(W,X, Y, Z) = WX + YZ.


Simplify F(W,X,Y,Z) = Zm(1,310) + d(0,2,8,12) using K-map. Sol) Given F(W,X,Y,Z) = Zm(1,310) + d(0,2,8,12)



: F(W,X,Y, 2) = WX+XZ.

4) F (W,X,Y,Z) = TM(4,5,6,7,8,12). d(1,2,3,9,11,14) simplify using k-map in Pos form.

sol) Given F(W,X,Y,Z) = TIM(Y,5,6,7,8,12) .d(1,2,3,9,11,14)



 $F(W,X,Y,Z) = (\overline{W}+Y+Z)(W+\overline{X})$

Five variable K-map:

A five variable K-map Contains $2^5 = 32$ cells, but adjacent cells are difficult to identify on a single 32-cell K-map. Therefore, two 16-cell K-maps are used generally to form a 32-cell K-map.


If the variables own A, B, C, D, and E, then two identical 16-cell k-maps containing B, C, D and E owner Constructed, one of the 16-cell k-map has A=0 (i.e A is present) and the other one has A=1 (i.e A is present).

Every cell in one 16-cell K-map is adjacent to the corresponding cell in the other 16-cell K-map, because only one variable (A) changes between the corresponding cells of two 16-cell K-maps.

Thus every now on one 16-cell ki-map is adjacent to the corresponding row (the one occupying the same position) on the other 16-cell k-map, as are corresponding columns.


Also the right most and left most columns with in each 16-cell map are assacent, just as they are in any 16-cell k-map, as are the top

and bottom rows. How ever the rightmost Column of one k-map is not adjacent to the left most column of the other k-map. Since they are not corresponding columns. Nor is the top row of one k-map adjacent to the bottom row of the other, 16-bit k-map.




Problems fig: A 5-variable K-map with examples of adjacencies. Simplify the following 5 variable functions in Sop using K-map.

i) f(A,B,C,D,E) = Im(1,3,6,10,11,12,14,15,17,19,20,22,24,29,30)ii) f(V,W,Z,Y,Z) = Im(3,5,6,8,9,12,13,14,19,22,24,25,30)iii) f(A,B,C,D,E) = Im(0,1,2,3,6,7,14,15,17,19,31)#W iv) f(A,B,C,D,E) = Im(3,6,7,8,10,12,14,17,19,20,21,24,25,27,31)Given f(A,B,C,D,E) = Im(1,3,6,10,11,12,14,15,17,19,20,22,24,29,30)



(i) Given F(N, W, x, y, z) = Zm(3,5,6,8,9,12,13,14,19,22,24,25,30)




∴ F(V, ω, x, x, z) = ₩xyz + ∀xgz + xyz + ₩zg + ∀wg

Given F(A,B,C,D,E) = Im(0,1,2,3,6,7,14,15,17,19,31)

ni

Sol



P(A,B,C,P,E) = ABC + ACD + BCE + BCDE

How Simplify using K-map $F(A,B,C,D,E) = \sum m(0,4,8,12,18,20,26,28)$

Limitations of karnaugh map:

- * The K-map method of simplification is convinient as long as the number of variables does not exceed five or six. As the number of variables increases it is difficult to make judgements about which combinations form the minimum expression.
- * The K-map simplification is mornial technique and simplification, of a problem using K-map is highly depending on human cubicities.

Tabular method (or) Quine Mc-cluskey method:

* The K-map simplification is a manual technique and simplification process is totally depending on the human abilities.

* To heek this need, W.V. Quine and E.J. McCluskey developed an exact tabular method to simplify the boolean expression. This tabular method is also known as Quine-McCluskey method.

The minterms whose binary equivalent differ only in one place can be combined to reduce minterms. This is the fundamental - principle of the Quine McCluskey method.

The procedure for quine Mccluskey method in as follows.

- D List out all the minterms in their binary convivalent form.
- 2) Arrange the minterns into groups according to the number of 1s and reperate them by drawing a horizontal line between each group and it's next group. This helps to search the binary minterns that differ only in one Place.
- Each binary number of a group is compared with every binary number of it's next group and Place a check mark beside each of the two terms if they are differing in only one place. Copy the term in the second column of the next table with a ' in the position whey are differing.
- once this process is completed the same process is applied to the

new resultant terms copied into the next table.

- 5) These cycles are continued until a single part through a cycle Yields no further elimination of literals is possible.
- 6) Remaining terms that didnot receive any check mark while comparing the terms, are called as prime implicants.
- T) List all the prime implicants in a table and select the minimum number of Prime implicants that cover all the minterms.

Example: simplify the following boolean function by using tabular method.

F(A,B,C,D) = \(\text{Zm}(0,1,3,7,8,9,11,15) \)

Sol Given FCA, B, C, D) = Im(0,1,3,7,8,9,11,15)

Minterms	Binary Representation ABC D
mo	0000
mi	0001
m ₃	0011
mz	0111
mg Mg Mt	1000
bud	1001
mu	1011
m15	1 1 1

Minterms	Binary Represent	ation
	ABCD	
mo	0000	~
m,	0001	
mg	1000	~
m3	. 0011	
mg -	1001	
ma	0 1 1 1	~
m ^{II}	1011	·V_
m ₁₅	1111	~

Minterms	Binary nepresentation					
40.50	ABCD					
0,1	000-/					
0,8	- 000 V					
1, 3	00-11					
1, 9	-001/					
8, 9	100- 1					
3, 7	0 - 1 1 /					
3, 11	- 011 /					
9, 11	10-1					
子,15	- 111V					
11, 15	1-11					

Minterms	Binary representation A B C D	
0,1,8,9	- 00 -	
0,8,1,9	- 00 -	
1, 3, 9, 11	- 0 - 1	
1,9,3,11	-0-1	
3, 7, 11, 15	11	
3,11,7,15	1 1	
vinterms	Prime Implicants	Binary representation ABCD
0, 1, 8,9	BC	- 00 -
1, 3, 9, 11	B P	-0-1
3, 7, 11, 15	CD	11

From the list of prime implicants select the minimum number of prime implicants that cover out the minterms using the following procedure.

i) search for single dot columns and select the prime implicant corresponding to that dot by putting a check mark infront of it.

Search for multi dot columns one by one if the corresponding minterm is already included in the final expression ignore it and goto the next multidot column otherwise include that Prime implicant.

3> To implement the above two Alreps draw the prime implicant chart and Place dot (o) against each prime implicant winder the respective minterm columns as shown in below.

Prime Implicants		Mir	iteam	J					
		mo	m'	m ₃	ma	mg	mq	mil	m15
∕B €	0,1,8,9	•	()			•	•		
BD	1,3,9,11		•	4				•	
CD	3,7,11,15			•	•			©	•

:. f(A,B,C,D) = B C+CD

Simplify the following boolean function by using Tabular method P(A,B,C,D) = Zm(0,2,3,6,7,8,10,12,13)

Sol) Given F(A,B,C,D) = Im(0,2,3,6,7,8,10,12,13)

Minterms	Binary nepresentation
mo	ABCD
W. C.	0000
m2	0010
m ₃	0011
me	0110
ma	0111
me	1000
mg mg m6	1010
m12	1100
m ₁₃	1101

Minterm	Binar	77	epre	uen	textion
	A	В	C	D	
ma	0	0	0	0	~
m2	0	0	ı	0	~
mg	1	٥	0	O	V
mg	0	0	1	J	V
me	6	ι	1	0	~
mio	1	0	1	0	V
miz	1	1	0	0	V
W. ⁴	0	1	1	J	V
m13	i	i	0	I	V

Minterms	Binary nepresentation
	ABCD
mo, mo	00-0 /
tho, mg	-000 V
ing, mg	001-
ma, ms	0-10 /
m2, m10	-010 V
mg, mio	10-0 V
mg, m12	1-00
m3, m7	0-11
me, ma	011-
m,2, m,3	110-

Minterms	Binary nepresentation
	ABCD
mo' me' ma' mio	- 0 - 0
mo, ms, mo m	- 0 - 0
m2, m3, m6 m7	0 - 1 -
m2, m6, m3 m4	0 - 1 - /

Minterms	Prime implicants	Bimary nepresentation ABCD
8, 12	ACD	1-00
12, 13	Авс	110-
0, 2, 8, 10	៤១	- 0 -0
2,3,6,7	Ac	0 - 1 -

From the above prime implicants select minimum number of prime implicants that cover all the minterns wring the following procedure.

- i) Draw the prime implicant chant and Place of against the prime implicants under the respective minterm columns
- 2) search for single dot columns and relect the prime impliant Cornesponding to that dot by putting a check mark infront of it
- search for multi dot Columns one by one if the corresponding minterm is already included in the final expression ignore that prime implicant and goto the next multidot column otherwise include the corresponding prime implicant in the final expression.

prime implicant Chart:

Prime implicants			Minterms								
ACT	8, 12		mo	mg	m ₃	ma	ma	mg	mio	mis	mis
VABT VBD	12, 13	•.			•	(6)	•	•	•	•	*

.. f(A, B, C, D) = ABC + BD+AC

3 simplify the following boolean expression using tabular method.

Y(A,B,C,D) = ABCD+ABCD+ABCD+ABCD+ABCD+ABCD

ABCD+ABCD

Sol) $Y(A,B,C,D) = \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D + \overline{A}B\overline{C}D$ $= m_4 + m_5 + m_{12} + m_9 + m_2 + m_{13}$

: Y(A,B,C,D) = Zm(2,4,5,9,12,13)

Minterm	Binary nepresentation ABCD	
m ₂	0010	
m ₂ m ₅	0100	
m ₅	0101	
ma	1001	
m12	1100	
m13	1011	

Minterm	Binary nepresentati
m ₂	0010
m ₂	0100/
m ₅	0101/
ma	1001
m12 .	11001
m13	1101~

Minterms	Binasy	representation
	A B	
may, m2	0 1	o - V
m4, m12	- 1	00 1
m5, m13	<u>-</u> 1	01 /
ma, m13 m12 m13	t -	01
m12 m13	t i	0-1

Minterms	Binary representation
	ABCD
m4, ms, m12, m13	-10-
my, m12, m5, m13	-10-

Prime Implicants	Minterms	Binary representation ABCD
ABCD	mg	0010
AED	mg, m13	1-01
8 <u>C</u>	m4, m5, m12, m1	2 -10-

From the above prime implicants select minimum number of prime implicants that cover all the minterns using the following procedure.

- prime implicants winder the respective minterm columns.
- 2) Seasich for single dot Columns and select the Prime implicant corresponding to that by putting a check mark infront of it.
- 3) search for multi dot columns one by one if the corresponding minterm is already included in the final expression ignore that prime implicant and go to the next multi dot column otherwise include the corresponding prime implicant in the final expression.

 Prime implicant chart

Prime implicants	m ₂			Minterms
	-112	my	ms	mal m
ABCD 2	(a)			112 m13
(ABCD 2 / ACD 9,13				
1 , - 1				
BC 4,5,12,13		•		

: Y(A,B,C,D) = ABCD + ACD +BC

Simplify the following boolean function using tabulation method- $Y(A,B,C,D) = \Sigma m(1,2,3,5,9,12,14,15) + \Sigma d(4,8,11)$ Sol) Given $Y(A,B,C,D) = \Sigma m(1,2,3,5,9,12,14,15) + \Sigma d(4,8,11)$

Minterms	Binary representation
n	ABCD .
mı	0001
m2	00 10
m ₃	0011
ms	0101
mq	1001
m ₁₂	1100
mid	1110
M15	1111
dny	0100
	1000
dmg	1011

Mintern	Binousy repres	entation
	ABCD	
m,	0001	~
m ₂	0010	V
dm4	0100	~
dmg	1000	~
m ₃	0011	~
ms	0101	~
mg	1001	~
m12	1100	/
dmi	1011	/
mid	1110	~
m ₁₅	1111	~

Minterms	Binary representation
mi m3	00-1 V
m, mg	0 - 01
m, mg	-001/
m2, mg	001-
dmy, ms	010-
dmy, miz	-100
dmg, mg	(00-
dmg, miz	1-00
m3, dm11	-011/
my dmil	10-1 /
m12, mly	11-0
dmil, mis	1-11
- MIA " WIZ	1.11-

minterms	Binary representation
m h h	ABCD
mi ma magmil	-0-1
mi, ma, madmi	-0-1

brime implicants	Minterms	Binary representation
ACD	m, , m5	ABCD
A B C		0 - 01
1	m_2, m_3	001-
ABC	dmy, ms	010-
BCD	dmy, m12	-100
ABC	dmg, mg	
AZD	dmg, m12	1-00
ABD	m12, m14	
ACD		11 - 0
	dmii, mis	1 - 1 1
ABC	m14, m15	1
BD	bo .	111-
)	m1, m3, m9, dmy	-0-1

- From the above prime implicants' select minimum numbers of Prime implicants that cover all the minterms using the following procedure

 implicants the prime implicant chart and place of against the Primeimplicants under the respective minterm columns.
 - 2) Search for single dot columns and select the prime impliant Corresponding to that by putting a check mark infront of it.
 - 3) Search for multidot Columns one by one, if the corresponding minterm is already included in the final expression ignore that primeimplicant and go to the next multidot column, otherwise include the corresponding prime implicant in the final expression-

Prime implicant chart:

					T N	1inte	rms	10 A				
Prime Imp	plicants	m,	m_2	m ₃	dmy	ms	dmg	mg	dmy	miz	my	mis
✓ A E D	1,5	3		_		(e)						
J ABC	2,3		0	0								
ABC	4,5				6	8						
BCD	4,12				•					9		
ABC	8, 9						0	•				
ACD	8,12						•			•		
/ ABD	12,14									•	•	
ACD	11,15								•		0	
V ABC	14,15										(3)	•
√BD	1,3,9,11	(a)		6				(6			

· Y(A,B,C,D) = ACD + ABC + ABD + ABC + BD

obtain the simplified sop form function using Quine McCluskey method for the function F(A,B,C,DE) Im(0,1,2,8,9,15,17,21,24,25,27,31)

Given boolean function

F(A,B,C,D,E) = Im(0,1,2,8,9,15,17,21,24,25,27,31)

Minterm	Binary representation
	ABCDE
ma	00000
m,	00001
m ₂	0 0 0 1 0
mg	01000
المرا	0 1 00 1
WIZ-	0 1111
μ ⁽³	10001
med	10101
m ₂₄	11000
m25	11001
m ₂₄ m ₂₄ m ₃₁	1 1 0 1 1
h ₃₁	1 (1 ()

minterm	Binary representation
	ABCDE
mo	00000
w1	00001
m2	000001
mg .	01000 2
ma	01001 V
W14	10001 ~
mey	11000 /
m21	10101 ~
m ₂₅	11001
m15	011111
m ₂₇	11011
m31	11111

Minterms	Binary representation
	ABCDE
mo' mi	0000-
mo, m2	000-0
mo, mg	0-000 /
m, ma	0-001 /
mi mit	-00011
mg mg	0100-
mg, m24	- 1000 /
mg, m25	- 1001
m17, m25	10-01
m17, m25	1-001
m24, m25	1100-
m25, m27	110-1
m15, m31	-1111
m27, m31	11-11

minterms	Binary representation
	ABCDE
mo, m, ms, ma	0-00-
Mo, mg, MI, Mg	0-00-
m1, m9, m17, m25	001
m, m17, m9 m25	001
mg, mg, m24, m24, m25	-100-
ms, 19124, mg, m25	_ 100-

nime implicants	Minterms	Binary representation
ABCE	mo, m2	
ABBE	m17, m21	10-01
ABCE		110-1
BCDE	mrs, ma7	110-1

Table Continues	Prime implicants	Minterms	Binary representation ABCDE
	ABDE	m _{29,} m ₃₎	11-11
	7 C D	mo, m, m8, m9	0-00-
	CDE	M1, m9, M17, m2	2 00 1
	822	mg, mg, 15024, m	bs - 100 -

From the above prime implicants select minimum number of primeimplicants that cover all the minterms using the following procedure

- Draw the prime implicant chart and Place o against the Prime impliants under the respective mintern columns.
- 2) search for single dot columns and select the prime impricant corresponding to that by putting a check mark infront of it
- 2) search for multi dot columns one by one, if the corresponding minterm is already included in the final expression ignore that prime implicant and go to the next multidot column, otherwise include the prime impliant in the final expression. The prime impliantement is given

Prime implicant chant:

prime	: Implicants	mo	מן את)2 m	8 m	MIS	ms m17	m21	m ₂₄	m25	m ₂₇	m3
V ABCE	mo, mg	a	6		,				-			3
/ ABDE	m17, m21						(
ABCE	m25, m27									1		
BCDE	m15, m31					6				•	•	
ABDE	m ₂₇ , m ₃₁					(a)	1					
ACD	me, m, m8, m9	(a)(b)		(a)	6						()	•
	W, 12, W13, W22	1										
BCD	m m	•					•			•		
	me ma man man	\$		((a)					6	,	

: F(A,B,C,D,E) = ABCE + ABDE + BCDE + ABDE + ACD+ BCD

Simplify the following using Quine Mc cluskey method (i) P(A,B,C,D) = Im(3,7,8, 12,13,15) + Id(9,14)(i) F(A,B,C,QE)=Im(0,4,8,12,16,20,24,28) + Zd(1,5,7,23)

Ex-OR Function:

The EX-OR function is denoted by the Symbol \oplus . The EX-OR operation between two variables x and y is given by the expression $\times\oplus y = x'y + xy'$

It is equal to 1 if only x: (x equal to 1 or if only y is equal to 1 but not when both x and y are equal to 1.

when x and y are same i.e., x=y=0 (or) x=y=1, the Ex-OR function is equal to 'o'.

The identities of Ex-OR function are given below

The Exclusive-OR function satisfies the following two laws

A two input EX-OR function is constructed with basic degric gates as shown in below.




fig: Two input ex-or function with basic logic getes.

In general the En-or gates with multiple inputs do not enter as they are very difficult to fabricate. A two variable ex-ope function with minimum number of NAND gates is as shown.

in below figure.




fig: EXOR function with minimum number of NAND Gates.

Ex-or function as an odd function:

A multiple input Ex-OR function is equal to 1, when there are odd number of 1's in the inputs. consider the following truth table of 3-variable Ex-OR function.

X	γ	て	X (H) Y (H) Z
0	0	0	0
0	0	1	1
0	l	0	1
0	t	1	0
l ;	0	٥	1
l	O	1	0
Ì	l	O	0
l	′ 1	1	

fig: Truth table of 3 variable EX-OR function.

In Particular, a three-variable Ex-OR function can be written into a boolean expression as follows

$$\begin{array}{rcl}
x \oplus y \oplus z &=& (x \oplus y) \oplus z \\
&=& (x \oplus y) \cdot z' + (x \oplus y) \cdot z \\
&=& (x'y + x y') z' + (x \otimes y) \cdot z \\
&=& x'y z' + x y'z' + (x'y' + x y) z \\
&=& x'y z' + x y'z' + x'y'z + xyz
\end{array}$$

= m2 + m4 + m, + m7 = Im(1,2,4,7)

:. XAYAZ = IM(1,2,4,7)

Therefore from the above equation we can say that the Ex-OR function of three variables can be expressed as a sum of min terms.


The Ex-OR function can be used in the circuits like Parity generator and Parity checken as discussed below.

Ex-OR function in parity Generator and in parity checker circuits:

The Ex-or function is very useful in the systems that perboling eviet detection and eviet correction. Consider a parity generator Circuit of even Pavity having the output P. The output of The parity generator circuit is eased to 1, when there are add number of 1's in the input.

Therefore the parity generator circuit can be implemented with Ex-OR function as the Ex-OR function also produces the output 1 for odd number of 1's in the input.

The parity generator circuit with three inputs X, Y, Z and the output p' is as shown in below. The figure (6) shows the truthtable for the parity generator.



figa) parity generator circuit Using Ex-OR function

×	Υ	Z	P
0	O	0	O
0	0	1	1
0	•	O	-1
O	t	1	O
ı	O	0	1
1	0	1	0
1	1	0	O
J	1	t	1

fig(b) Truth table for pavity Generation

To check whether there is an even in the received binary number, we use the Pavity checken circuit at the neceiver. The receiver neceives the binary number along with the Pavity bit. If we neceive the binary number with odd number of 1's in the neceived binary, it is treated as there is an event in the neceived binary and the Pavity checker circuit produces the output 1'. If even number of 1's are available in the neceived binary, the pavity checker output 0'.

The Enclusive of function also produces I when there are odd number of 1's in the input and produces o' when there are even number of 1's in the input. So parity checker also generated by using Exclusive-or function.


The Parity checken receives the mexage bits x, y, z along with the Parity bit p'. Let the output of the parity checken as c. The following truth table gives the output of the parity checken for

vacious combinations of input.

)		
X	X	Z	P	c f
0	0	0	0	0
O	0	တ	1	1
0	0	1	0	1
0	0	1	1	0
0	1	0	0	1
٥	f	0	1	0
0	1	1	0	0
0	1	1	1	
1	0	٥	0	1
1	0	0	1	0
1	0	1	O	O
1	O	1	1	1
ı	1	0	0	0
1	1	0	1	1
1	1	1	0	1
1	1	ı	1	0

fig (a) Truth table for parily checker

The following circuit shows the parity checken, with x, y, z, p as inputs and cp as output



q DS DY DZ DP

fig: Parity checker circuit using EX-OR function.

Two level and multilevel implementations:

in series to achieve a Particular Boolean Function.

It the maximum number of gates that are connected in between an input and output of a logic circuit represents the level of a gate implementation.

* If there are two gates between the input and output in maximum them it is a two level Jate implementation.

* The sop form function and pos form tunctions can be implemented by using two level gate implementations.

* The sop form function can be implemented by using AND-OR logic circuit, the pos form function can be implemented by using OR-AND logic circuit.







fig: AND-OR logic circuit

Ex: Pas form function F = (A+B) (A+B)




pt In any two level (or) multi level gate implementations the inputs one assumed to be neadily available. That means any variable either in it's normal form or in it's Complement form, it is assumed that they are readily available. No need of using seperate NOT gates to get A, B, C from A, B, C nespectively

- * Any sop form function can be implemented by using twolevel AND-OR network. The two level AND-OR network is very easily implemented using NAND gates.
- * Any pos form function can be implemented by using a two level OR-AND network. The two level OR-AND network is very easily implemented using NOR gates.
- * Similarly if there are three 3 gates in maximum, between an input and output of a logic circuit, it is known as a three-level gate implementation.
- I Generally if there are more than two gates between an imput and output of a dogic circuit, it is called as a multi-level gate implementation.

Example for multilevel gate implementation.

F = AD(B+c') + AB(C+b')




In this example there are 3-logic gates between any input and the final output. So this is a three level logic circuit.


Other two level implementations: Wired Logic:

* Some NAND gates and NOR gates allow the possibility of wired connections between their outputs to provide a specific Logic function. This type of logic is called as crited logic.

For example open collector TTL NAND gates, when their outputs are tied together they perboim wired AND Logic. the wired AND Logic is not a Physical AND gate, it is nepresented as shown in below.



* similarly the NOR gates of ECL logic family Produces the wired or logic, when their outputs one tied together.



ii) Degenerate and non degenerate forms:

Let us consider the Logic gates AND, OR, NAND, NOR. When we assign any one of these four gates in the first level and any one of them in the second level there are 16- Possile two level gate implementations.

Among these 16 Possible two level gate implementations 8 of them are said to be degenerate forms and the nemaining 8 are non degenerate formi.

In Degenerate forms there is only a single operation is

perbormed at the output of the two level Logic circuit, that can be either AND (er) OR.

In Non-Degenerate form, at the output of their two level logic circuits Sop, pas, AOI (or) OAI operations are pertormed.

Under Degenerate forms we have the following 8 Combinations.

under non degenerate forms we have the following 8 combinations


- * A boolean function can also be implemented by using AND-OR-Invest form (Or) OR AND Invest form.
 - First find F' in sop torm by grouping o's in the K-map and then Complement it.
 - # To get OR-AND-Invent (OAI) form of a function, first find F' in pos form by grouping is in the K-map and then complement it.

Ex: Implement the following functions with AOI, OAI forms.

$$i > F(x,y,z) = Im(0,6)$$


Hu $ii > F(w,x,y,z) = Im(1,3,4,5,6,7,9,11,13,15)$

i) sol given F(x,y,z) = Im(0,6)




$$F'(x,y,z) = z + x y + x y'$$

$$\Rightarrow F(x,y,z) = (z + x'y + x y')'$$



The above figure cambe modified as below. - network







fig: OAI implementation Using OR-NAND network
The above figure can be modified as shown in below.






fig: OAI implementation using NOR-OR network.

() 10 ° Logic circuit for dégital systems may be combinational cos e sequential. A combinational circuit assists of logic gates whose . I owtputs at any time are determined from only the present combination of inputs.


In contrast, sequential circuit employ strage elements in addition to logic gotal. Their outputs are a function of the inputs and the grate of the stronge elements. Because the state of the stronge elements in a function of previous imputs, the outputs of a requestial circuit depend on not only on present values of inputs but also on past inputs.

combinational circuit:

A combinational circuit consists of input variables, sogic gates and output variables. Combinational logic gates sweet to the values of signals at their input and produce the value of olp esqual by transforming binary information from the given input data

A block diagram of a combinational circuit is as shown to a required output data.

in tig.



The n input binary variables come from an external source, The m output variables are produced by the internal combinational wgie circuit and goto an external dutination.

For n input variables, there are 27 pollsble binary ilp Combinations. For each possible input combination, there is one possible of value. Thus, a combinational circuit can be specified with a truth table that lists the off values be each combination

(B) A combinational circuit can also be described by m bookean functions, one for each of valiable. Each of function is expressed in terms of the ningur variables.

analysis procedure:

The analysis of a combinational circuit stark with a. given logic diagram and culminates with a set of boolean turnetions (do) a touth table (do) possibly are explanation of the let

roperation. The first step in the analysis is to make sure that the given circuit in a combinational. The combinational circuit has logic gotes with no feedback paths (8) memory alments.


once the logic diagram is verified to be that of a combinational circuit, one can proceed to obtain the old boolean functions (81) the touth table.

To obtain the of boolean timetions from a logic

- diagram, we proceed as follows. function of input variably.

 (1) Label all gate outputs xists arbitrary symbols and determine the boolean tunctions for each gate of.
- (1) Label the gates that are a tunetion of input variables and previously labeled gates with other ashirary symbols. Find the
- 3 Repeat the process outlined in step 2 write the olds of the circuit are obtained.

Ex:- Analyse the following given circuit.



From the diagram

T1 = A+B+C

Tz = AI3C

fz= AB+AC+BC

Hert, we consider outputs of gates that are a function of already defined symbols

73 = T, F2

to soo istracture we substitute

f = T3+T2 To Obtain Fi as a function of A.B.C, we also substitution previously defined symbols.

ABC + (A+B+C) (AB+ AC +BC) = ABC + (A+B+C)[(AB)'(AC)'(BC)'] = ABC+(A+8+4)[(A+B)(A+c)(B+c)) = AB(+ (A+B+C) [(A+B)) (A'B'+ A'C'+B'C'+C')) = ABL+ (A+B+C) [AB' + B'C' + A'B'C' + A'B' + A'B'C'+ B121 + B1217 = ABL+ (A+B+4) [A'B' + A'C' + A'C'C' + B'C'] = ABC+ AB'B' + AB'C' + AB'B'C' + AB'C' + A'BB'd+ BO'd+ A'B'C+ A'd'C+ A'B'dC+B'dC FI = ABL + ABC' + A'BC' + A'B'C + 升 = 至(1,2,4,9)

Now let us expect the boolean terretions in truth table talm.

ABCI	五	T2_	T ₃	F ₂	F2	FI
0 0 0	0	0		0		
0 10	1	0	0		0	0
100	<u> </u>	0			0	
1 1 0		0	0	<u> </u>	0	l

The design of combinational circuits starts from the specitication of the design objective and culminates in a logic diagram was a set of boolean functions from which the logic diagram can be obtained. The proceedure involves the following steps.

O from the specifications of the circuits, determine the required number of inputs and outputs and assign a symbol to each.

Depive the truth table that defines the required relationship blw inputs and outputs.

3 obtain the limplified boolean functions to each of as a function of the input variables.


a Draw the logic diagram and verify the correctness of the

A truth table for a combinational circuit consists of ilp columns and of columns. The input columns are obtained from the 2" binary numbers for the n input variables. The binary values for the office one determined from the stated specifications.

Exi- Design a logic circuit that converts a 1300 code into an Excest-3 code.

801:-

ine	uts	CBC1	CO	0	stp uts	(6	rcer	3-30	ode)
A	ß	c	D	8.50	W	*	7	8	
		0	0		0	0	1	1	
0	O		ı		0	1	O	0	
0	0	0			0	1	0	1	
0	0	r	D		0	r	•	0	
0	0	1	1					· .	
0	1	0	0		0	1	ı	ı	
			ı		1	O	.0	0	
D	1	0			ı	0	0)	
0	ŧ	ī	Ò	A.	₹/ -2	_	ı	0	
0	i	1	•	A TOTAL CONTRACTOR	. 1	0	1.83		
U	(30)	15.0			. 1	0	1	1	
i	0	0	0		1	1	0	Ó	
1	٥	0		3			×	*	
_	10	4	٥		×	×	C	7	
					_ *	メ	×	X	
	1 0) 1	1		×	×	×	*	
	1	0	0						
	· ·	0	1	-	_ ×	· *	×	×	



Adder - subtractor :-


Digital Computers perform a variety of arithmetic operations. The most basic arithmetic operation is the addition of two binary digits. The simple addition corrects of 4 possible elementary operations

It is a combinational circuit that performs the addition of on two one bit inputs and it produces two sum and cashy. We arrigh symbols on and y to the two inputs and sigh sum) and ciper cashy) to the outports.

1 1 5 6	From	truth table	5= x'4+xq'
24 5 6			c= x4
, , , ,			

The half adder circuit is implemented as follows

(6)




Full addition on 3 one-bit inputs and it produced two outputs: surn and costry. Two of the input variables denoted by a and 4. supression two significant bits to be added. The 3rd input of supresents the carry from the previous lower significant position.


The truth table of full adder is as follows.

x 4 5	Sum	carry	Swn
000	D	0	2 43 00 01 11 10
001	i	0	
010.	ı	0	
011	0	ţ	Suma = 1 10 2 + 21 11 21
100	1	D	Sam = x'y' \ + x'y \ + xy' \ \ + xy \ \ \
101	0	1	= x'(y'z+yz') + x(y'z'+yz)
110	0	· ·	= x'(y + x(y + z)'
ι 1 Ι	{	1	COSY = X DY DZ
			2 48 - 27 - 27 - 27 - 27 - 27 - 27 - 27 - 2

The logic diagram for the full adder implemented in sure of product



tigi-Implementation of full adder in sum-of-products from



flay subtractor:

Half subtractor in a combinational circuit that has two inputs and two outputs. The 2 imputs of and y from the minuend and the subtrahend. The two old's are difference (0) and to bottow (6)


400-		
2 4 0 B	 D= 2/4+24/= 2004	
Truth table	To B	mis circuit performs
	fig: Half subtractor	

tull subtractor:-

A full implicator has 3 inputs and two outputs. The inputs by x, y and & and the output are D (Disterence) and BC borrow). The following table explains the functionality of tall subtractor


supportion		7
2 4 8 0 0 0 0 0 0 1 0 1 0 1 0 0	0 B 0 0 1 1 0 1 1 0 0 0	2 2/(4/3+43/) + x(4/3/+43) = x/4/3 + x/4/3/ + x4/3/ + x4/3/ = x/(4/3+43/) + x(4/3/+43/)
1 10	0 0	x 20001 100 B = 2/3 + 2/4 + 1/3

The logic diagram for the gull adder implemented in sure of products from is as shown in tig.



tig: Implementation of full and in sum of products


It can also be implemented with two half subtractor gate as follows Half subtractor Half subtractor



Binary adder (3) possalled adder (3) Ripple Carry adder:

A binary addur is a digital clut that produced the arithmetic sum of two binary numbers. It can be constructed with full adders connected in cascade, with the old carry from each full adder connected to the ilp casely of the next full adder in the chain.

Following tig shows the interconnection of town full adder circuits to provide a H-bit binary supple carry adder.



tig: 4-bit addes

The Enpur casely to the addler is so and it supples through the full address to the old carry CH. The soutput generate the required Sum bits. An n-bit adder requires n-tul adders with each of carry connected to the 1/P carry of the next higher order full

Let us consider the two binary numbers A= 1011 and B=0011. This sum & S=1110 is formed with the 4-bit adder as follows.

Augend (A) 1011 Addumd (B) 0011 input cashy 0110 Sum (5) - 1110 0011 of carry -

-> The sum bill are generated starting from the right most position and are available as soon as the corresponding previous carry bit is generated. All the carrier rount be generated for the correct sum birs to appear at the olp's.

Look ahead cosy generator.

the parallel adder is supple carry type in which the carry of of each jull adder stage is connected to the carry if of the next higher order stage. Therefore, the sum and carry of of any stage cannot be produced until the input carry occurs. This leads to a time delay in the addition process. This delay is known as carry propagation delay. It can be explained by considering the following addition

+0011


Addition of the LSB position produces a casely into the second position. This pero casely, when added to the biss of the second position produces a casely into the 3rd position. The latter casely, when added to the biss of the 3rd position, produces a casely into the best position. The key thing to notice is that the sum bit generated in the last position depends on the casely that was generated by the addition in the previous positions. This means that, added will not produce correct outsilt until LSB casely has propagated through the intermediate full-added.

this supresent a time delay that depends on the propaga.
tion delay produced in an each full adder. For example, it each
full adder in considered to have

An obvious solution for neducing the casey propagation delay time is to employ faster gates with reduced delays.

Another solution is to increase the complexity of the circuit in such a way that the casey delay time is reduced. The most widely used technique employs the principle of casey.

Coosider the circuit of the full adder as shown in tig.



Here we define two new binary variables $f_i = A_i \oplus B_i$

the old sum and carry can be expressed as $Si=Pi \oplus Ci$


both Ai and Bi are"1", sugardiers of the ile carry.

P; in called a carry propagate because it determines whether a corry in stage "i" will propagate into stage it.

now we write the boolean tunctions for the carry outputs of each stage as follows.

 $C_0 = \text{inpw} \quad \text{cashy}$ $C_1 = G_{10} + P_0 C_0$ $C_2 = G_{11} + P_1 C_1 = G_{11} + P_1 (G_{10} + P_0 C_0) \Rightarrow G_{11} + P_1 G_{10} + P_1 P_0 C_0$ $C_3 = G_{12} + P_2 C_2 = G_{12} + P_2 (G_{11} + P_1 G_{10} + P_1 P_0 C_0)$ $= G_{12} + P_2 G_{11} + P_2 P_1 G_{10} + P_2 P_1 P_0 G_0$

Since the Roolean temetion for each of cashy is expressed in sum of products form, each temetion can be implemented with one level of AND gates followed by an OR gate. The 3 boolean teenthions for C1, C2 and C3 are implemented in the cashy workahead generator as shown in fig.




tig!- togic diagram of carry wole ahead generator

(3)

Note that this circuit can add in less time because cz does not .

have to wait for cz and c, to propagate. In fact, cz is propagated at the same time as c, and cz. This gein in speed of operation is achieved at the expense of additional complexity.

The construction of a town-bit adder with a carry workahead rehim is as shown in tig.




tig:- four bit adder with carry bookahead logic

The 3-35

The subtraction A-B can be performed by taking 2's complement of B and adding it to A. The 2's complement can be obtained by taking is complement and adding it to LSB of 1's complement can be implemented with inverters. Complement. The is complement of B+1.

Thus A-B=A+1's complement of B+1.

A 4-bit addur-subtractor circuit is shown in tig.



when m=0, we have BAO=B. The full adduks receive the value of B, the ile cashy is o' and the circuit performs A+B.

when m=1, we have BOI=B' and ilp costy is 'I'. The B'inputs are all complemented and 'I' is added through the ilp costy. The circuit performs the operation A+B+1 (A+2's complemented of B).

Decimal addes:-Computers (31) calculators that perform withmetic operations directly in the decimal number system represent decimal numbers in binary coded town. An adder to such a computer must employ arithmetic circuits that accept coded decimal number and present tubults in the same code.

For binary addition, it is sufficient to consider a pair of tigrificant bits together with a previous carry.

A decimal adder requirer a min. of 9 inputs and five outputs, bince 4 bits are sequired to code each decimal alight and the elecuit must have on light and output carry. There is a wide vosity of polloible decimal adder circuits, depending upon the code used to represent the decimal digits. Here we examine a decimal adder for the BCD code.

consider the abithmetic addition of two decimal digits in BLD, Bed addw: (8421 addw) together with on its early from a previous stage. Since each input digit does not exceed 9, the olf from commet be greater thom 9+9+1=19, the "I" in the even being on ite easily support we apply two BED digits to a 4-bit binary adder. The adder will form the sum in binary and produce a swall that hanges from 0 to 19. These binary numbers are listed in Table 1. and are labeled by symbols K, Zg, Zu, 82 and Zj. K is early and the subscripts under '2' represent the weights 8, 4,2 and I that can be arrisigned to the 4 bits in BCD code.

The columns under the binary sum list the binary relat that appears in the obis of 4-bit binary adder The of sum of two detimal digits must be supresented in BCD and should appear in the from littled in the columns under "BCD surm"

The problem here is to tind a rule by which the binary sum is converted to the covert BCO digit.

In examing ning the contents of the table, it is found that when the bindry sum is equal to a less than 1001, the color ponding 1500 number is identical and therefore no wheether is needed. som bindry sum is graver than 1001, we obtain on invalid BCD

2 :1										•, 1
13	inary	<u> </u>	wan	U 2	BCI	Su	m			Or cimal
K	રેક્ક	2 4	72	71	C Se			_	51	٥ -
٥	D	D	٥	0			300	0	1	5 .
0	D	0	0	1	_	_	0	1	O	2
0	0	0	ı	D	٥	_	0	1	1	3
٥	0	O	t)	D	0	U	ı		4
0	0	ı	0	0	0	0	I	0	0	
0	0)	0	ı	O	0	1	0	1	5
0				0	٥	٥	1	1	D	6
	b	1	1		٥	٥	1	1	1	4
0	0	1	١	ī			0	0	0	8
0	1	0	0	D	0	•			ı	9
٥	1	O	0	ı	٥	1	0	0		
_					1	0	0	0	0	10
0	1	0	١	0	18.	0	0	0	ł	1.1
0	١	0	1	1				1	D	12
٥		10	0	0	ι	0	0	1	,	13
0	ı	1	0	1	ŧ	0	0	1		14
0	ĭ	1	1	0	•	0	ı	0	D	15
				7720 ¥	1	D	ı	0	1	
٥	•	ı	Į	,	ì	0	1	1	0	16
1	0	0	0	O	× .	0	F	ſ	1	17
1	0	0	0	1	3.0	20	0	U	0	18
- 1		5 0	1	0			(200)	0	1	
1	(5 0)	ŢŢ	1	(0	U		
	·-			CA0	hindry					76-76


Deposentation. The addition 6 (0110) to the binary sum converts it to the covert BCD separatation and also produces an ofe carry.

From the table, it is tound that a covered is needed when the binary sum has an old carry kel. The other six combinations grown 1010 through 1111 that need a correction have a 1 in position 28, @ and 24 (3) 22 have a 1.

The condition by a covertion and an old carry can be carried by $c=K+\frac{7}{2}8^{2}y+\frac{2}{8}^{2}z$

when cel, it is necessary to add one to the binary sum and provide an old casely be the heart stage.

show let us see a BCD adder that adds two BCD digits and produces a sum digit in BCD as shown in tig.



tig: Block diagram of a BCD adder


multiplication of binary numbers is performed in the some Binary multiplies: way as multiplication of decimal numbers. The multiplicand is monutiplied by each bit of the multiplies, starting from the LSB. Each such multiplication forms a pastical product. Successive postical product are shipted one position to the left. The final product is obtained from the sum of the postful products.

consider the multiplication of two 2-bit numbers as shown in tig. The multiplicand lit are B, and Bo, the multiplier bits are or and to and the product is GG246. The first partial product is formed

BI BO XAI PO B, Ao CI

by multiplying BIBO by Do. The multiplication of two bits such as to and Bo produces a "1" if both bits one I' otherwise, it produces 'o'. This is identice to an AND operation. Thurspu, the partial product com be implimited with AND gates as shown in tig. The second partial product is formed by multiplying BIBO by A1 and whiting one


position to the left. The two postial products are added with two half (b) addes (HB) circuis. as shown in tig.



for J multiplier bits and "K" multiplicand bits, He need (JXK) AND gates an (J-1) K-bit addur to produce a product of It's bik.

fig: - Two bit by two lit multiplies,

As a second enample, consider a multiplier cut that multiplies a binary number represented by 4 bits by a number repre eented by 3 bill. Let the multiplicand be B3B28180 and the multiplice by AzAAO. Since J=3 and k=4, we need 12 AND gates and 2 4-bit added to produce a product of seven bis. The togic diagram of the multiplier in as shown in tig.





Exclusive - or ferretion;



The exclusive-or is equal to 1 if only x is equal to 1 (a) if early 'y' is equal to 'I' but not when both are equal to 'I' (a) when both are equal to 'o'. The exclusive - or is denoted by O. It performs the following boolean operation


The following identifies apply to the exclusive or operation

The exclusive - of operation is both commutative and associative he


and (x@4) @3 = x@ (4@3) = x@4@3

This means that the two Proports to an exclusive-of gate can be interchanged without affecting the operation.

A two Pupur exclusive or gate is constructed with conjentional gates using two investers, two own gates and an or gare as shown in tig.




The following tig shows the implementation of anchesive or with four NAND gates.



-> Exclusive of function is equal to 1 when it has odd no. of "Ys at 9K 91P - otherwise the terretional value is equal to it so that

it is called add territion

The 3-Purput odd fevretton is implemented by mounts of two input xor gares as shown in tig.



Parity generation and checking:

Exclusive-or fevoretions are very useful in systems requiring error detection and eatherton codes. A partity bit is used for the propose of detecting erashs during the transmission of binary

A parity bit is an entra bit included with a bina information. mersage to make the no. of 1's either odd & even. The methage including the parity bit is transmitted and then checked at the succiving end for crowns. An event is detected by the cheeked parity does not correspond with the one transmitted.

Parity generator: The circuit that generates the parity bit in the transmitter is called a parity generator.

Parity aborder: The circuit that elects the parity in the secciver is called a papity checker.


for example, consider a three-bit merrage to be transmitted togeth with an even parity bit. The following touth table shows is to pasity generator.

	67	
x 4	કે '	P
0 0	0	0
o D	1	1
0 1	O	١
O t	١	O
10	0	1
10	1	0
1 1	0	0
1 1	,	1

The 3 bill - x, Y, 8 Constitute the message and are the Expuls to the circuit. The praity lit P is the olf. For even parity, the bit I must be generated to make the total no. of is even.

: P= * # # 7 # 3

The legic diagram for the parity generator in shown in tig



(a) 3-bit even parity generator

310

The three bits in the methods to gether with the persisty is the transmitted to their destimation where they are applied to a pasity ender circuit to check for possible crass in the transmission.

passify, the torse bits received must have an over no. of 1's. The passify, the torse bits received by c, will be equal to 1 if any old or the passify thether, denoted by c, will be equal to 1 if any oracle or cours lie if the forse bits received have an odd no. of 1's. The following table is the truth table for even posity where.

4				
か	4	F	P	c
0 0		0	0	0
0	0	0	1	1
0	O	٠,	0	1
a	0 0	١		0
O	0	1	1	
	_	0	O	3
	_	, 6	- 1	0
	C.	•. :2.		0
	0			l 1 0
	0	l 0		
	1	0		^
	1	0	0 1	0
			0	O
	1	0	,)	0
	ı	0		
	1	1	0 0	O
		1	0 1	1
	ι			1
	1	ì	1 0 1 1	0 1 1 0
	1	1	1. 1	

implemented with xor gates

3-10-c

4-bit even parity checker.

Magnitude Comparator:

the comparison of two numbers is an operation that determines whether one no. is greater than, less than is equal to the other number.

A magnitude comparator is a combination circuit that compares two numbers A and B and determines their relative magnitudes. The outcome of the comparison is specified by 3 binary variables that indicate whether A>B, A=B (80) AZB.

Consider two numbers A and B with for bit each. i.e.

A = A3 A2 A1 A0 & B = B3B2B1B0

The two numbers are equal is all pairs of significant digits are equal. i.e Az=Bz, Az=Bz, Az=Bz and Az=Bo

Each bit is either 1 (2) 0, and the equality of each pair of bits can be expressed . logically with an Ex-NOR tunction as $x_i = P_i B_i + P_i^{\dagger} B_i^{\dagger}$ where i = 0,1,2,2

where x== 1 only if the pair of bits in position i are equal.

(A=B) = (A3=B3) and (A2=B2) and (A1=B1) and (A0=B0) = 713 x2 74 760

To determine whither A is greater (b) less than B, we inspect the relative magnitudes of pairs of significant digits starting from msB. It msBs are equal, we compare the next lower significant pair of Bits. The comparison continues until a pair of unequal bits is meached.

To the corresponding bit of A is I and that of B is O, we conclude that A>B. If the corresponding bits of A is O and that of B is I, we have ALB.


The boolean tunetions for ACB and AZB are as follows.

$$(A < B) = A_3^{1}B_3 + x_3 A_2^{1}B_2 + x_3 x_2 A_1^{1}B_1 + x_3 x_2 x_1 A_0^{1}B_0$$

$$(A < B) = A_3^{1}B_3 + x_3 A_2^{1}B_2 + x_3 x_2 A_1^{1}B_1^{1} + x_3 x_2 x_1 A_0^{1}B_0^{1}$$

$$(A < B) = A_3^{1}B_3 + x_3 A_2^{1}B_2^{1} + x_3 x_2 A_1^{1}B_1^{1} + x_3^{1}A_2^{1}A_1 A_0^{1}B_0^{1}$$





tig!- 4-bit magnitude comparator


Decoders:-

in tig.

A decoder is a combinational circuit that converts binary intermation from n input lines to a max. of 2" unique of lines.

If the n-bit coded information has unused combinations the decoder may have fewer than 2" outputs.

The decoder presented here is called n to m line duoder where m < 2" as shown in tig.



The main purpole of decoder i to generate the 2" (tewel) minter of ninput variables.

For example, consider 3 to 8 line duodes circuit as show






fig. 3-top line devoder


The 3 Enputs are decoded into 8 olp's, each supresenting one of the minterms of the I input variables. A particular application of this decoder is benary to octal conversion.

The operation of the decoder may be clarified by the touth table. For each possible ilp combination, there are 7 olp's that are equal to "o" and only one that is equal to "i". The old whose value is equal to '1' superserves the mintern equivalent of the binary number enountly available in the ilp lines.

	input	g.		OWT	nuk_					
יזנ -	4	3	D _o	Dı	02	D3	Рų	D5	ቦራ	D>-
0	0	0	1	ō	0	0	0	0	0	٥
0	0	1	٥	ı	0	0	0	0	٥	0
0	1	٥	0	Ö	ł	0	0	0	0	0
		-	0	0	٥.	1	0	0	0	0
0	I	ı		0	0	0	ŧ	0	٥	٥
ſ	0	0	0	٥	0	0	0	1	٥	0
ι	٥	ı	٥					5.5.0		
1	1	0	0	0	0	0	0	O	1	٥
,			٥	0	0	0	0	٥	0	1
- 1		35.53								

Furthermore, decoders include one or more enable input to control. the circuit operation. Some decoders are constructed with NAND gates.

A 2-to-4 line decoder with an enable input constructed with NANO gates in as shown in tig. The circuit operates with complemented olp's and a compliment enable input.



En	A	B	Do	Pı	02	D_3	
\neg	X	×	1	ı	1	1	
0	0	o'	٥	ſ	ſ	1	
Ð	0	1	ı	0	1	i	
0	1	0	1	1	0	1	
0	ſ	1	í	1	1	0	

(b) Touth table


(a) 2-to-4 line decoder with emable ilp.

The decoder is enabled when E is equal to 'o' (i.e active low enable) As indicated by the truth table, only one of can be equal to a at any given time, all other dr's equal to 1. The op whose value is equal to o supresents the minterm selected by inputs of and B. The off lirecuit is diabled when E is equal to '1' sugardless of the values of other two

In general, a decoder may operate with complemented as (dr.) uncomple

More: - Ib de poches are constructed with AND gates, we per use if decoders are constructed with worm gates, we were

Ex:- Implement 4 to 16 decodes with 3 to 8 decodes



newdows with enable inputs can be connected to-gether to torm a larger decoder circuit Ay shows two 3 to 8 line decoder with enable impuls connected to forma k to 16 Line de la dier.

when N=0, the top decoder is entabled and the other is disabled.


The bottom decodes olds all o's and the top eight olds generate minterns coop to all. when well, the enable conditions are severged.

Ex- pesign a full adder circuit using decoder and logic gates.

Sol:-


Touth table of Full adder

ins	w	4	outputs			
X ,		<u>−</u> ₹.		cassy		
	0	0	0	0		
•	2	1	1	0		
0	-	0	t	0		
U		1	ò	1		
0)		1	ь		
I	0	0	0	ı		
١	D	l	•	1		
ı	1	D	0			
			1	ı.		
)	·					



(a) implement the following tunction using decoder logic $Y_1 = \mathcal{E}\left(0, 1, 3, 6, 7\right) \quad Y_2 = \pi\left(0, 2, 16, 7\right) \quad Y_3 = \pi\left(1, 3, 6, 7\right)$

Sol:-
$$Y_1 = \Sigma(0, 1, 3, 6, 7)$$
 $Y_3 = \Sigma(0, 2, 4, 5)$
 $Y_2 = \Sigma(1, 3, 5, 6)$



Encodules:-


An encoder is a digital circuit that performs the invesse operation of a decoder. An encoder has 2" (or fewer) input lines and n ole lines. The ole lines generate the binary code corresponding to the input value.

For example, consider a 8-to-3 encodes whose truth table is given in Table. It has 8 inputs and I obs that generate the corresponding binary number. It is assumed that only one ilp has a value of '1' out any given time.

ile	has	۰,	* 107310310310	A		,	•	C	owtpi	ws_
		_in	puls	-	_	0	0	×	4	સ
00	0,	02	03	DY	02	06	03	0	0	0
	0	0	0	0	0	0	0	0	0	1
0	1	0	٥	0	D	0	0	0	1.	0
0	0	- 1	٥	0	0	0	0	0	1	ľ
0	0	0	7	0	O	0	ь	ŧ	0	0
0	0	0	0	١	,	0	O	1	0	•
0	0	0	0	0	1		0	1	I	0
0	0	0	0	0	0	0	١	ı	l	l
0	0	0	0	0		14				

From the truth table, the boolean tunctions for de variables are

The encoder can be implemented with or gates.



The decoder defined in has the limitation that only one ilp

can be active at any given time. If two ilp's are active simultaneous
the olp produces are undefined combination. For enample, if a Dz and
the olp produces are undefined combination. For enample, if a Dz and
by one I himultaneously, the olp of the encoder will be III.

The olp III does not represent either binary z (do binary 6.

(26)

To resolve this ambiguity, encoder circuits must establish an input priority to ensure that only one ilp is encoded. It we establish a higher priority for inputs with higher subscript numbers, and if both 13 and 16 are I at the same time, the olp will be 110 because Do has higher pointify than D3.


Another ambiguity in the 8-to-3 encoder is that an old with all o's is generated when all the ilp's are zero. But this do is some as when B is equal to 1. This can be susolved by providing one more old to indicate whether at least one ilp is equal to 'o'.

Pointity Encoder:-

A pribity encoder is an encoder circuit that includes the pribity tunction. The operation of the pribity ancoder is such that if two ou mile inputs are equal to it at the same time, the ilp having the highest pribity will take precedence. The truth table of a tone-input pribity encoder is given in table. In addition to the two off's a and i, the circuit has a third off designated by v. This is a valid bir indicator that is get to I when one on more inputs are agreed to 1. If all inputs are 0, there is no valid ilp and v is equal to 0. The other two offs are not inspected when veguals 'o' and are specified as don't case an ditions.


E.	9	inputs	_	outputs 0100
03	02	DI.	n _o	$\frac{\times 4}{\times \times 0}$
D	0	0	0	200 VIII VIII VIII VIII VIII VIII VIII V
1	×	×	×	101 001X -0010
٥	ſ	X	×	0 1 1 (000 100)
٥	٥	ſ	×	0 0 1 (08) (11)
٥	0	0	,	a colur marity

The highest the subscript number, input have the highest priority. Input Pz has the highest priority, so regardless of the values of the Other 19th, when this input is I, the old for sey is 11. On has next phibity level, and so on.



x= 02+03

The priority encoder is implemented in Fig.




tig: - 4-bit privity encoder

A digital multiplexes in a combinational circuit that selects binary information from one of many input lines and directs it to a single output line. The selection of a particular input line is controlled by a set of selection lines.

whole bit combinations determine which input is selection lines

A 4-to-1 line multiplexes is shown in tigas. Each of the four input lines To to Iz, in applied to one input of an AND gate. Selection lines so and so are decoded to select a particular AND gate.



The function table lists the input to output path for each possible bit combination of the selection lines. It is suppliented in block diagram form as shown in tig (c)

To demonstrate the ext operation, consider the cale sown \$150 = 10. The AND gate arsociated with 12 has two of its inputs equal to 1 and the 3rd input connected to I2. The other inputs equal to 0, which makes 3 AND gates have at least one input equal to 0, which makes their old equal to o'. The DR gate old is now equal to the value of 12. That means a path is provided from scheded iff to the output.

A multiplexely in also called a data selector, since it selects one of many inputs and dissets the binary information to the output line.

60

ı

0

ubs tunction table

×

all o's


Schutf

The AND gates and investors in the multiplexes retemble. a decoder circuit and they decode the input selection lines. In general, a 27 to 1 line multiplineer is constructed from an n-to-2" decoder by adding to it 2" input lines, one to each AND gate. The old's of the AND gates are applied to a single or gate to provide the 1- line olp.

multiplexers may have an enable ill to control the operation of the unit. when the enable input is in a given binary state, the olp's are disabled and when it is in the other state the circuit tunctions as a normal multiplexel.

Quadraphe 2 to 1 line multipliets:

It has four multiplixers, each capable of selecting one of two input lines, as shown in tig (as . Output 41 can be spected



tig (a) Quadruple 2 to 1 line multiplexes

to be either A, (8) B, Similarly, output 42 may have the value of A: (8) B2 and to on. The control input "E" enables the soultipleasery inp the '0' state and disables them in the '1' state.


Boolean function implementation

A multiplence consists of a set of ANN gates whose owputs are connected to single or gate. Because of this construction any boolean function in a sop form can be easily realized using mux. Each ANN gate in the multiplencer suppresents a minterny. In 8 to 1 maltiplencer, there are 3 select inputs and 23 minterns. By connecting the tunction variables disactly to the select inputs, a multiplence can be made to select the ONO gate that correct to the mintern in the tunction.

it a minterm exist in a tunction, we have to connect the AND gate data input to logic 1 otherwise we have to connect it to logic 0.


If we have a boolean function of not variables, we take n of these variables and connect them to the selection line of a mux. The remaining single variable of the tunction is used for the input of the mux. If A is this single variable, the inputs of the multiplexer are chosen to be either A (by A' (by I do) D. In this way, it is possible to generate any tunction of not variables with a 2" to 1 mux.

Ex:- Implement the following boolean tunction using 8x1 mux. F(A,B,C) = 5 m(1,3,5,6)



Ex: Implement the following boolean terretion using 4 to 1 mux





Here, two of the variables is and c. are applied to the selection lines. The data inputs for mux are derived from the implementation table.

implimentation table is noting but the list of the inputs of the mux and under them list all the minterm in two slows. The minterms given in

the function are circled and them each column is inspected separately as follows.


1) If the two minterms in a column are not circled, o is applied to the corresponding multiplenes input.

@ If the two minterms in a column are circled, I is applied to the corresponding multiplexer input.

3) If the minterm in the second 9000 is circled and minterm in the 1st 9000 is not circled, I is applied to the corresponding mux input.

in the second now is not circled. A is applied to the corresponding routiplines ilp.

Another way



Dornulti plance A demultiplices is a circuit that seceives information on a single line and transmits this information on one of 2 postable ole lines. The selection of specific of line is controlled by the values of n exection lives as shown in tig.






Fig: Block diagram of 1-2" demultiplines

Following Fig shows the block diagram and logic diagram of 1-4 demoltiplexes. The single input variable Din has a path to all fores olp's, but the Paper Englishmation is distrected to only one of the top ling.





the operation of domultipleaser is described by the following turnstional table

inp	N		onto	surs		-
En_L	Sı	so	40	41	42	43
	0	0	Din	٥	٥	0
0	0	1	0	pin	O	0
<u></u>	1	0	0	0	Din	٥
0			0	٥	۵	Oin
0	1		^	0	0	٥
1	X	X	0	_		00.

4. Sequential circuits

D 1. 18 sequential circuits:

A block allagrarm of a sequential circuit is as shown in tig. It consist of combinational circuit to which beforge elements are connected to blum a feedback path.




fig: Block diagram

The stronge elements are devices capable of storing binary information. The binary information stoled in these dements at any given time defined the State of Sequential circuit at that time.

The Sequential circuit societies binary information from extremal inputs together with the present state of the strange elements to detarrine the binary value of the ortports.

The block diagram demonstrates that the old's in a sequential circuit are a function not only of the inputs, but also of

The next state of the storage elements is also a function the persent state of the ethicage elements. of esternal inputs and the present state.

sequential circuits are classified into

clockedor) synchronous sequentral circuit asynchronous sequential circuit.

- -> A synchronour sequential circuit is a system whose behavior com be defined from the knowledge of its eignals at discrete instant
- The behavior of an asynchronous sequential circuit depends upon Enput signals at any intrant of time and the Sides in which the

The storage elements commonly used in asynchronous inpuls change. Sequential circuits are time delay devices. vor latches.

a sufficient direction to produce the needed delay, no that actual delay whits may not be necessary.

The storage alements used in closked to synchronon exquential circuits are called flip-flops. A thip-flop is a binary erbage device capable of etbing one bit of information. In a etable water, but of of a thip-ther is either a do 1. A sequents circuit many whe many thep-Hops to let be as many bits as necessary. The etate of thep-thops are affected at only discrete Entrants of templors with the altiral of early pulse.

storage elemints: latches

a binary store indepinitely until districted by an input signal to The major difference among various types of extrage demonstrations switch stores

are in the no. of inputs they possess and in the manner in which the inputs affect the binary state.

storage elimints that operate with signal levels are repetited to as latches avaid those controlled by a clock transition are they-thops Lateria are said to be level sensitive devices and flip-flopsatu edge sensitive devices. The two types of stotage elements are selected because laters are the basic exts from which all thep-thops are

SR latch: The SR latch is a cht with two chars compled constructed. nor gates (or) two cours compled NAND gates. The SR latch on tig constanted with a crox compled nor gates is shown in tig

when old 921 & 8120, the lately is haid to be in ut state. when old A=0 & A'=1, the latch is said to be in sulet exore. Oll's a and B' are norma. the complement of each other.


However, when both inputs are equal to I at the some "time, a condition is produced in which both olds are equal to "o" occurs. This state is known as impredictable (or undefined (or) a metablishe state. Consequently, in practical applications, setting both inputs to I is stibidden.

under normal conditions, both input of the latch surrain at is unless the state has to be changed.

The application of a momentalry "I" to the S' imput causes the latch to go to the set state. The "S" input must go bad to "O" before any changes take place, in order to avoid the occurrence of an undefined next state. The turn tional table of SR latch is shown in tig.

S	R	A &'
0	٥	No change
۵	t	o t
t	0	10
1	Ĭ	o o (tabidden)

(A) The SR eater with two cross-coupled NAND gates is as shown in 1 tig.




ils operates with both input normally at 1, unless the stare of earth has to be changed. The application of '0' to the "5" input causes output '0's go to 1, putting the latch in set state. when the 5 input goes back to 1, the circuit summains in set state.

After both inputs go back to 1, we are allowed to clarge the state of latch by placing a "o" in the limput. This causes the cert to go to the roset state and staff there even after both inputs return to go to the roset state and staff there even after both inputs being to 1. The Habidden condition for the NAND letter is both inputs being equal to o. at the same time, an input combination that should be equal to o. at the same time, an input combination that should be avoided.

state, it is sometimes repelled to as s'R' Latch.

Gated SR Later:
The operation of the basic SR later can be modified by phoviding an additional input signal that determines (controls) when the state of the eater can be changed. An SR later with a control input is as shown in the.



En	\$	R	Next start of os
0	X	×	No charage
ĭ	0	0	no change
i	0	1	8=0, reset state
i	١	0	021, Let state
,	١	١	Indeterminate
	_	teur	ution table.

It consists of the basic SR letch and two additional NAND genter. The "En" input ack as control input for the other two inputs. The extended terretion table is as follows.


_(s	01-0
En	3/ -8'
-PR	0

003	U	_	0	Gn+1	srare
En	ع	R	On n		1 10 -01
-	×	×	0	o i	40 grands
0	×	又	1	(1	No wange
ı	0	0	0	7 9	400
	0	0	3	0)	Ruct
1	٥	1	0	0 3	iac
	0	1	Ĺ		cet
,	1	0	· ·	: 4	ÇCI
,	1	0	1	1 3	
,					

Grated 1 Jarch! -

3

tooking at the truth table of SR later we can find that when both inputs are same the old either does not change (os) it is invalid). In many practical applications, these two conditions are not sequired. These input can ditions can be avoided by making them complement of each other. This modified IR level is them complement of each other. This modified IR level is there as I later (ob) today later.




- Laterus and Hipthops are the basic building blocks of mult sequential circuits. The main difference bloo laterus and flf's is that the method wing used for changing their state.

we have been so latch and platch with enable isp. Latcher one controlled by anable signal and they are level triggers either the level triggered (by negative level triggered. The DIP state either the level triggered (by negative level triggered. The DIP state in free to charge according to s and R input value, when active in free to charge according to s and R input value, when active in free to charge according to s and R input value.

6). Illp-flops are different from latches. Flf's are edge triggered intread of level-triggered.


Level trigguing:

Positive level triggered: The old of latch susponds to the input changes only when its enable ild is it changes




only when En = 1 otherwise it is disabled.

Megative level triggered: The olexatch susponds to the ile changes only when its enable input is 'o'. (1000)



En =0. otherwise it is disabled

The block diagram for -ve level triggetted SR Latch is shown



Dal al R


tig:- logic diagram)

characteristic table

0003	۔ سند		nent water of
En	9	R	<u>A</u> <u>B'</u>
	メ	×	No change
٥	0	0	No charge
0	0	1	
٥	ι		undefined state
0	1	1	100


Edge triggering! - in the edge triggering, the old susponds to changes in the ill only at printive edge for negative edge of the dock input. There are two types of edge triggering.

positive edge triggering: In this case, the output exsponds to the changes in input only at positive edge (o to 1 transition; of since pulse.



old responds only at the edge of the clock pulse.


regative edge to againg! Here, the old susponds to the changes in input only our -ve edge x of the chock pulse



output serponds only at -ve edge of clock pulse.

Gared JKD lotely

The undefined state of SR lately when S=R=1 can be aliminated by converting it into JK lately. The logic diagram of JK lotely is shown in tig.



	etes:		Next stat
En	I	K	8
0	×	X	No change
١	٥	0	No chang
١	0	1	0
1	١	O	1
•		Y	Toggle

when en:0, one of the ilp of 1st level NAND gates in '0', so they result '1' as olf. and these will act input for basic so they result '1' as olf. and these will act input for basic se latch. when \$2821, there is no change in latch state.


when Enz1, the latch is enabled and the latch state depends on I & K input values.

case 1:- when J= K=0, there is no change in the latch state case (ii)! - whom J=1, K=0 is applied, istruspective of present state careaii): when J=0, K=1 is applied, isouspoon of present thate

constini- when J=1, K=1 is applied, the output is complemented

Race asound condition:

lotch when J=K=1, the OIP toggles. In JK Hep-Hop, consider that initially \$120 and J=K21. After a time interval at equal to the propagation delay through 2 NAND gates in wills, the old will change to del and after another time interval of at the old will change back to 0,20. This toggling will continue until the the in emabled and J2K21. At the latch in disabled and the value of Os is uncertain. This situation is sufferred to as saleabound condition. This is shown in tig.




This condition wills when to Bat. By keeping tocat He can avoid race around analition.

(on) A more practical method for overcoming this difficulty in the use of matter- store thip-thop. (on using edge triggered thip-trops.


master slave JK stip-thop:

A matter Blave thep-thop in contracted from two latcher, one circuit hower as a marter and the other as a Mare. The overall circuit is represed to as marker-slave Hf. following tig shows Ik master-slave the St consider It latch as a master and gated so latch as a slave. The of matrix is ted as an ile to the slave.



clock signal in connected directly to the marker but it is connected through investor to the slave. Therefore the information present at I and Kilp's in transmitted to the olp of marker when cp=1 and it is held there until the cp=0, after which it is allowed to part through to the olp of slave.

Afron Jet-and Kest, restalled The operation of the circuit is explained with timing waveferry as whown in tig.



characteristic equation to IK!

The expanded truth table you IK is shown below.

characteristic table


En	J	4	an 1	Qn+1
0	×	X	0	0
٥	K	*	1	1
ı	٥	0	0	۵
١	D	0	1	1
ì	0	ı	0	0
ì	0	4	ţ	٥.
,	١	0	٥	1
,	ì	C	1	ı
1	,	١ ١	٥	l I
ì		``	1	0


2/K	20 00	٥١_	11	10
0				
1	1	W		

anti = Jan + Klan

clocked T thep-thop: - lor, positive edge triggering T thip-thop:

T thip-thop is also known as Toggle thip-thop. It is a modification of Jr flip-flop. As shown in figures the T flip-flop is obtained from a Jk Alt by converting both inputs J&K together. The logic eyentsol is shown in tig (b)







tigi- lagic Symbol


When T20, J=K20 and wate there is no change in the dp. when TZI, JZKZI and while of toggled. The touth table (80) shakaeteristics table is whom below. shakacteristic equation, expand

table is	Kongi	To get the characteristic
CP T	Antl	the touth table.
1 0	85n	*
1 1 A X Chot a edge)	An	
4 ×	8,0	
(not a edge)	1	



Dan o 1	
Anti = T'AntTan	





Truth talde

CP	T	Nort Wate of
J	0	On.
1	ι ,	8n
+	×	dn.

negative edge)

FIF Excitation table: - (or) transition table

During the design process, we know the sequence of states i.e the transition from each present water to its corresponding next stare. From this information we wish to find the HF input conditions that will cause the required transition. For this reason, we need a table that lists the required inputs for a given change of wate. Such a table is known as excitation table of the HF. It can be derived from their truth table.

RS Alf:

	\$	R	θ _m	Om+1
88	0	0	۵	1.0
	0	0	øl	1. 1
	0	١	0	10
	٥	١	1	0
	-	0	٥	1
	١	٥		1
	,	١.	C) \ X
		ι,	, !	X

Excitation Table

	,		0
O n	Ontl	5	<u>K</u>
0	0.	Ø	X
0	. • 1 -	1	0
1	Ø	0	1
	1	×	٥
1	5€ 5	11 8	

JK AL!

Touth Table

J K am	Ont
7 1	0
001	1
0 1 0	D
1 . 1	0
100	' '
, 0 1	1 ,
΄, ι ο	, 1
, , 1	0.
A 1.53	

On	On+1	1.	K
-0	0	0	X
0	11	1	۲.
1	0	×	1
1	1	×	0

0 flf:

Trutt	1 table	<u>L</u>
D	Aun 1	Orntl
_	0	0
0 0	ĭ	Ø
ı	ò	1
		١.

Excitation table

0 0 0 0 0 0 0 1 1 1 1 1 1 1		
Om	Om+1	D
0	0	0
O	١.,	1
1	0	0
1	1 1	١
		5


1 ruth	TABLE
7	ant1
0	An
1	Din


Om	Omt	T
0	ь	0
0	1	1
ı	0	١
l	, '	0

It is possible to convert one Hf into another Hf with some additional gates.

SR fly to D fly:


1947	. 01.40	Nent state	Hip-b	Lop ile's
Propriet	graner Krad	ant1	\$	R
-0	0	-	0	X
0	ı	0	0	1
0	0	1	1	0
`. \	1	1 1	/ ×	0






SRHS to JK fls

XHS to JK	<u> </u>	100-10 BU 180	thip-thopile's	
[nprH]	physical state		3 R	5
	(An	51171	0 ×	J /20 01 11 10
J K	0	0	× o	o X
00	1	0	0 ×	INXI IL
0 1		0	0 1	S=JAn
0 1	0	1	X O	1 KD00 01 11 10
, 0		1	10	OX OX
		1		
* *	1 ,	0	0 '	R= Kan
1 1	1	J		



sr fly to T fly

415 10	1715	nent !	the subnes
input)		state Omti	SR
T_	an	0	0 X
0	1	1 '	1,0
1	1	0	0 1




A synchronous con Morect inputs

For the docked Hip-thops, in the S-R, D, T and J-K inputs we called exprehenous Provis because their effect on the 115 old is synchronized with the dack input.

Flip-thops available in ac partages some times provide sprial Pupuls for 14thing (preset) the electron (dear) the fit asynchronously. These Emports are called asynchronous (8) disect Emports. These Emports are connected disactly into the Lotch postion of the to that they overside

the effect of synchronous imputs and chock. when power in turned on to a digital system, the state of 415's is unknown. The disect inputs are useful got bringing all flots in the engineem to a known state prior to clocked operation.


A positive edge triggered of Ht with x low clear inputs is shown in tig.



The characteristic table is as tollows.

presut	clean	UK	0	4004	.ltate of
0	1	×	×	1	٥
~ 1	٥	×	×	0	ľ
0	0	×	×	ľ	ľ
. 1	Γ, .	1	0	0	1 -
l	1	1	1	ı	0
l	ì	4 Cnota the ede	* *)	40	change

The logic symbol is when in tig.



(16)

Analysis describes what a given circuit will do under certain operating conditions. The behavior of a clocked sequential circuit is determined from the inputs, outputs and the state of its tlip-thops. The outputs & the next state are both a turnetion of the inputs and the present state.

obtaining a table (81) a diagram for the time sequence of input, outputs and internal stores.


A write diagram is recognized as a clocked sequential circuit if it includes thip-thops with clock inputs. The thip-thops may be of any type, and the logic diagrams may is may not include combinational circuit gates.

State equations: The behavior of a clocked requestival circuit can be described algebraically by means of state equations.

A state equation expecifies the next state as a burnetion of present state and inputs.

State Table: The time requeste of inputs, owpuls and tlip-thep states can be enumerated in a state table.

State diagramiThe information available in a state table com be
represented graphically in the form of a state diagram. In this
type of diagram, a state is represented by a circle and the
transitions blue states are indicated by directed lines connecting
the circle.



EN;

DA = ACH XUT) + TO BUH XUH) For From the diagram, DB = A'(+) x(+)

line the chaquilesistic equation of a thop-thop in an alt+1) = D, it is possible to write a set of state equations Per the circuit

$$B(t+1) = B(t) \times (t) + B(t) \times (t)$$

A state equation is an algebraic expression that specifics the condition for a 4/+ Mare Hansition.

Since all the valiables in the boolean experision are a terretion of present state, we can omit the designation (t) after each variable.

$$A(t+1) = Ax + Bx$$

 $B(t+1) = A^1x$

11/14, the present state value of the old can be expressed algebraically as

YCH = [ACH + BCH] x'LH)

By sumoving the symbol (+) for the present state, we obtain the of boolean expression


y= (A+B) x

state table


Paul	ent	Input		Next	state	onther
sta		2		At	13 ⁺	4
<u> </u>	<u>B</u>			0	0	0
٥	0	O		0	1	0
0	٥	. 1.	•	0	0	1.
0	t	٥		**************************************	1	0
D	1	ľ		A.		ν,
i	0	0		0	0	8 (22)
	0	. 1	•	l	0	. 0
l	,	b		0	0	1
I	4			ſ	0	0
l	1	8	127	•	_	,

	2	
/	2	1
(D	J

power sta	unt ute		ent 20	stat 22		220	<u>wt</u> x=1
Đ		Ð	r Rt	₽ [†]	R+	n 4	4
	0	0	0	0	١	0	0
0	J	0	0	١	1	3	0
1.	,	0	0	ı	0	ı	0
,			•		770220	١	O
τ	N.	٥	0	l	0	1	•



Analysis with JK tlip-tlops



chalacteristic equation of JK is Q(t+1) = JQ+K'Q

$$A(t+1) = J_A A' + K_A' A = I_B A' + (x'B)' A$$


$$= I_B A' + (x+B') A = I_B A' + (x+A+AB') A = I_B A' + XA + AB'$$

$$B(t+1) = J_B B' + K_B' B = x'B' + (ABA)' B = x'B' + A'R'B + AXB$$


State table

Parase	nt	input	Nesu	state	Flip -	flop	Propr	ts
Sta	xte			В	JA	Y-A	$\mathcal{I}_{\mathcal{C}}$	KB
A	B	<u> </u>				٥	1	٥
0	0	0 —	_ 0	0	_ 0	0	٥	1
0	0	1		•	1	1	1	0
0	l	6 —	— ·	,		0	0	- (
D	1	١ —	<u> </u>	0	0	0	1	١
1	O	0 —	<u> </u>	1	0	0	0	0
ī	0	ı —	1	٥	1	1	1	1
	١	0 —	0	0	1	0	0	٥
`	, 1	1 -	1	•				

state diagram



thatysis with T-flip-thops:



(90)

7, Bx & 713 = x

checacionalise equation of Girl = Tan+Tan

Ment date

NU(+1) = BXA'+(B-1)'A

= n'Bx+ 1x 1B1)A = n'Bx+ x'A+B'A


BH11) = xB1+ x1B = xCB

state output captionsion 4 = 113

state lable

		-1-1-	cospet	-1 Cyp +	cep imparts
Pactern State	in in	non-slave	y		713
11 13		- O U	0	C	0
0 0	0 —	_ 0 1	0	0	N.
CUU	1 —	_ 0 1	0	C	O
v l	0 —	- 1 0	0	1	1
c l	1 —	- 1 0	0	0	C
0	0 —	- 1 1	0	0	
1 0	1	1 1	1	0	C
1 1	1 —	_ 0 0	1,	t	T

Sleve and diceproven



Medy and mode medds of finite clave machines

In synchronicus low chreed sequential networks, elected states in and in which where their individual states in and of syncholistics wills the position elected signal mercifu, the charge in and of the entire and charge in state of the continuous at the should be deck signal.


convert sequestial remainles our repensated by the medits

more model. In the voicine made, the coupled deposited only on the parties along of the till teche.


mealy medil: - in the mady model, the alp depends on Irth the present thate of the telp-thops and the inputs.

The two models of a sequential efficient and commenty rejected to as a time state machine (FBM).

The following diagrams there the act blech diagrams of menty and note medels.



as mealy machine



(b) nuole machine

-tief: Brock diagrams of medy & mobile store machines.

in a mode made, the olds of the sequential circuit are synchron ged with the deele because they depend only on they tech welling that wie synathernized with the electe.

In a money model, the old's may change if the impuls change during the clock eyele.

3. State Reduction and assignment:

-> The disign (Synthusis) of a sequential circuit stoots from a set of specifications and culminates in a logic diagram. Two requestial circuits may exhibit the same input-output behavior, but have a different no. of internal states in their state diagram.


State reduction:

The state suduction technique basically avoids the introduction of sedundomt states. The reduction in sedundomt states reduce the no- of required fls's and logic gares, therefore enducing the lost of the tinal circuit.

The two states are said to be equivalent, if every possible set of supply generate exactly some olp and some next state. When two states are equivalent, one of them can be sumoved without altering the ile-output sulation ship.

we will illustrate the state-reduction procedule with an example. We staste with a sequential circuit whose specification is

given in the state diagram of tig.



The states are demoted by letter symbols ineread of their binary values, because in state reduction technique internal states one not important but only imput-of signessics are important.

tig:-state digglam

There are an injurite no. of input sequences that may be applied to the circuit, each sugult in a unique of sequence. He en. consider the ile sequence 01010110100 starting from the initial state a. Each input of a so 1 produces an all of a cos 1 and caused the circuit to go to next state.

From the wate diagram, we obtain the ole and state sequence for the given ilp requence as follows.

The state table for the given state diagram is as follows


phalent state	Mest 0=x	State 72=1	0w7 12:0	
	_ a	Ь	0	0
۵ .	_ c	d	0	0
b	<u> —</u> а	d	0	0
d	— е	+	0	1
	ā	_ _		1_,
		+	0	ı
	a	_ _		1_}

e and g states are equivalent to each other because they produce some all go the input and the circuit enter into same next grate so eliminate one state. The how with prejent that g is removed and state g is replaced by what "e" each time it occurs in the went grat column.

product state	Newt			owpo	
	7120	2121		7120	a-1
	_ a	Ь		0	0
α —	_	d		0	0
b —		د		0	0
c	a			-0	1-1
id	e_	- -	_ —	-o ⁻	· -
e	a	- f -			- _{1 i}
4	e_	_ + .			د ــ

ishen	erati	いいけ	state	owp.	W
THOM	31000	1620	7(2)	02K	7(2)
		a	b	0	0
Cl		(d	0	0
b				0	0
C		. a	a ,	0	1
d		. e	d	٥	1
e		_	O.		

The tinal reduced table To Know my is as follows. inospani



fight) reduced state diagram

This state diagram satisfies the Signal Elp-ole specifications and will produce the required do requence for any given ile requence. The bollow Eng list derived from the state diagram of tigth is for the ilp sequent wed previously.

a a b c d e d d e d e a state owthy Ø

state asignment! - En order to design a sequential circuit with physical components, it is necessary to artison unique coded binary values to the estables. For a circuit with me estables, the codes much contain n till where 22 2 m. for example with 3 till it is possible to assign woden to 8 states denoted by binary numbery 000

In case of present water table, only five stratey need binary .111 Aprovat artigorment and we are left with 3 concered smares. Unused whates are treated as don't care conditions drawing the design.

Three possible Binary Mate arrighment

in the same of the	Assignment 1	A exignment 2 gray code	Astignment 3
state	Binary	000	00001
a	000	001	00010
	001	011	00100
Ь	010	010	01000
C	otl	110	10000
d e	100	(()	


The design of a chocked sequeratial circuir starts from a set. of specifications and extrainates in a logic diagram (ob) a lith of booleans tunetions from which the logic diagram can be obtained.

The procedure for designing synchronous sequential circuits can be summarized by a lift of steps.

- 1) From the world description and specifications of the desired operation, derive a state diagram tota the circuir.
- @ Reduce the no. of states if necessary
- (2) Altigo binary values to the states
- A) obtain the binary coded state table
- (3) choose the type of thip-thops to be used
- 6 perive the simplified Ht input equations and old equations
- 3 Draw the logic diagram.

Ext- Design a circuit that detects a requirer of 3 (84) more consecutive i's in a string of bits coming through an input line

The there diagram for this type of circuit is as shown in tig.



It is derived by transting with state So, the huser strate.

If the imput is 0, the Uct strays in So, but if the input is 1, it goes to states! to indicate that I was detected.

If the next input is 1, the clet evolvers into s2 to indicate the arrival of two

consecutive i's but it the isp is o, the state goes back to so. The 3rd consecutive I sends the circuit to state Sz. 24 more i's one detected the circuit stays in 53. Any o input words the circuit back to so. when the circuit is in state sz, the old is 1 otherwise it is equal to "o".

Allign binary values so = 00, S1 =01, S2,= 10 & S3=11

synthesis using of thip-thops:-

once the state diagram has been derived, the rest of the

disign follows a straightzémand synthetis procedure.

The state table is desired from the state diagram with a sequential binary assignment. We chart 2 D thip thops to supresent the 4 Stares and label their opes A and B. There is one input it and one of y.

State table :-


Present A	- sta	te input	nent	ctate B	owpw 7_
	IS		0	0	0
0	Ö		0	1	0
0	٥	1		0	0
0	t	0	Ó		0
0	1	ŀ	ſ	0	0
l	0	O	0	O	Ø
1	0	1	- 1	1	
1.)	٥	0	0	· ·
i	i	i	ι	l	- 1

The characteristic equation of the D Ht is O(+1) = D. It means that next state values in the state table specify the D input condition for the Ht.

The Ht input equations can be obtained directly from the next state columns of A and B as

A (CN 00 01 11 10	
of 1 M	2
	1
1 10	J

0	BLHI)	0
AL+1)=DA= BX+ AX	8 (BX 00 01 11 10	Dg= BB (1+1)= 13/2+ AX
y = AB		7~



Logic diagram of sequence detector


Synthesis using IK thip-thops:

In this case, the Ht input equations must be evaluated from the present state to the next whate transition derived from the extitation table

Excitation table of JR HJ is

Om	Qunt1	J	14
0	0	0	X
0	1	1	×
,	0	1	1
·	1	*	. D


		and Y
State table:	next state /	supput Fliptlop ilp's
2º wito		y JA HA JE KD
alulur -	AB/	1 V V X
'\ 7		0 0/2 1 ×
AU	0 %	0 %
	0 /	0 / × × 1
0	0/0	/
0 /1	1/0	OVIOX
	60	0 / " ' \
0/1	٦, ١	0 / x 0 / X
1/0	/ 1 ,	. / x 1 × 1
	/ 0 0	
) , / 0		/ × 0 × 0
11 1	(1 1	7
, , ,		



State table		
phenent state	input Henry State thip-thop imputs	
A B	n A B JA KA JA KA	
6 0	0 - 0 0 - 0 × 0 ×	
0 0	1 - 0 1 - 1 x x 1	
0 1	0 — 0 X X X	
0 1		
ι Ο	oxo xo	
l O	-11 $\times 1$	
ı J	0 0	
()	50 ×0 000 11 10	
	STORY OF THE PROPERTY OF THE P	_
JA AND OI II TO	OXXXX ON XXX	1
1/8/2/10	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	
Ja = R7	$K_{A} = BX$ $J_{B} = X$ $K_{B} = AX + A^{2}X$ $Z(A(B^{2}))$	
h.	T A	
N TO	D'ALK	
E 16		
<u> </u>	Juk B	
	LADO K	
_		
	A1 - 414	
	ا طبه داد	

Esi-, lesign a mode type sequence detector to detect a serial (input requesse of 101.

The state diagram in derived by starting with state so, the seset state. If the input is 0, the cht stays in so,



but if the input is 1, it goes to state SI to indicate that '1' was detected.

If the rest 11P is 0, the circuit enters into 82 to indicate the requence '10' in detected. When input is 12, the cet hermain in whate sy because it is the 1st bit in sequence If the next input is 'I', the

circuit enters into s3 to indicate the sequence 101 is detected and ole must equal to 1. Here, we correct go back to state of Charle of in spore

In case if input is 0, the chr enters into so state to subtout cheeking of input sequence.


State 53:- fince the require in detected, this is the last state. when ilp is 1, the elet detects the 19th bit in the next sequence, when input in o, the ext detected second bit in

wonce akt empers into exacte S. the overlapped sequence home the etch go to whome S2.


Altrigo binary values \$0200, \$1=01, \$2210, \$3211 Since there are 4 states, we need 2 Ht's (charle Jk Hip-flops). Label the old's of the's as a and B. There is one ill to one oll.

from the above whate diagram, determine the water

Heart Hote OIP JA KA JE KB input present ALL+1) B(L+1) table OX SX. OX 0 A B 1 % 0 × 0 O 1 0 0 × 1 × 0 0 0 0 OX 0 1 0 0 X 0 0 0 0 1



olp aquation * 4= AB



A suggister. that goes through a passesible sequence of states upon the application of input pulses (clock) is called a counter. The sequence of stakes may bollow the binary number sequence (8) any other sequence of states. A counter -mor follows the binary number requence is called a binary counter.

An n-bit binary counter consists of n 41sts and con count in binary from a though 2n-1.

countered we awaitable in two categories,

- 1) sipple counters du Asynchrono us counters
- & syndranaw country.

In a lipple counter, a Ht output transition seewes as a source 62 triggering other tlip-slops.

In a synchronous countrie, the clock impute of an Ald's succeive the common clock.

Ripple Counters (Asyn abbrooms Counters):

a binary supplicaryn elements counter consists of a consists of a constitution of complementing this, with the old of each flip-thop convited to the clock import of the next higher order Ht. The flt hadding the LSB succeives the Encoming count (clock) pulse


A complementing flip-tlops can be obtained from a T flip-tlep.


JK fly with J & K inputs tient tegetter (ob from a T flip-tlep.

with T third alternative is to use a D. fly with the complement

No Complement.

of connected to the 0 input. The Logic diagram of 4-bit binary nipple counted is shown in tig. (a) E (b). The courses is constructed with complementing sit's of T-type in fig as and 0-type in tig (b).






tig with D fly's

fig! - 4-bit binary supple counter

The OIP of each fit is connected the clock input of next the in Sequence, the fit holding the beach significant bir succives in Sequence, the fit holding the back significant bir succives incoming wourt (clock plushe). The Tinputs of all the HH's core incoming wourt (clock plushe). The Tinputs of all the Harriston connected to a permanent 1, making each the complement connected to a permanent 1, making each the complement if the clock input goes through a negative transition.

The count etalts with binary o and in exements by I with each count pulse input. After the count of 15, the counter goes back to "0" to supear the court. The timing diagram of 4-bi supple coday adder is as follows.




This counter is called binday count up counter. A bindary count of a severge counter, the bindary count is decremented counter. In a count down counter, the bindary count is decremented by I with every "ip count pulse, The count of a H-bit counter down counter, strats from bindary 15 and continued to bindary down counter, strats from bindary 15 and continued to bindary counts 14, 13, 12, -- 0 and then back to 15.


sooks the same as binary count up counter, provided that all flt's trigger on the tre edge of clock.

of to clock if without bubble , countdown counters

Of B to clock if without bubble I country weinters.

H-bit sipple down counter





say m is necessary to control the operation of upldown counter.

say m is necessary to control the operation of upldown counter.


when m20, the counter will count up and when m21, the counter


will count down. To achieve this, the m input should be

weed to control whether the normal the output (80) the invested

the (a) is ded to drive the clock signal of successive stage the

as shown in tig mode control (m)





34 Synchronous country


In synchronous countries, the clock ilp of all the Fle's ruceive a common clock which triggers all the flip-terps simultaneously.

Opcounter:-

In up counter, the count value is incremented by , for the occurance of every dock pulse.

3-bit counter or mod-8 counter:

The A 3-bit country has 3 flt's. let the 3 flt's are T flep-flops with old A, B, C. How the state diagram of 2-bit counter is as follows.



Excitate table of


	9	
An	anti	工
	0	0
0	1	1
0		11
1	0	0
		10

state table

present	Heat &	tate	er er	Ht is	nput	3
store	A(tH) B			TA	Tg -	tc —
ABC		0	l	0	0	t
000		1	٥	0	1	1
0.0.		ì	1	0	0	t
0 1 0		0	0	1	١	١
0 11	1	0		, . 0	0	١
1 0 0	Letter T		0	0	į	١
1 0 1	As	1 1 1 1 1 1	1	٥	6	l
1 1 0	t	<u>-</u>	·	1	1	1
· 1 1	٥	Ü		1		

thip-thop input equations Tc=1,

TA= A'UC + AIL = BC TBZC



(3)

For a 4-bit Lounter, let the olp's of flip-thops are A,B,C and D.


Its thip thep the equations can be written as

Down counter

TD=1, TC=D, TB=CD, TA=BCD.

In down counter, the count value is decremented by I for the occurance of every dock publ.


3-bit counter cor, mod-8 courter



flip-flop input equations

TA = ABC + ABC = BC = BC

logic diagram



State Table


prosent	NA	t Utate		t in	w	Š
state	ALL+1)	B(+41)	<u>((t+1)</u>	TAT	B T	c.
ABC	1	1 -	0	0	0	1
111	t	0	1	٥	1	1
1 1 =		٥	0	0	٥	1
101	\ \	1	1	1	1	1
100	0		0	0	Ø	ţ
0 1 1	0	,	١	0	1	i
0 10	0	0	· .	0	0	1
001	0	0.			١	
000	- <u>I</u>	ľ		1		

for a 4-bit counter (mod-16)? counter), let the old's of flt's are A, B, c and D.


Its thep-thop input aquations can be written as

To 21, To 20, Tg 2 B'c1, TA = B'c1

Eni- Design a mod-16 synchronous up down counted using T thip-teops.



To =1, Tc= DI, Tg= 趣, TA = ABCD up counter the input equations down counter At input equations To=1, To=0, TO.TO=CO, TA=QCO




2 up=0 & down=0, Ta=0, TQ = 0, TC = 0 & TO = 0 & the old does not change in next state.

26 up=1 & down = X" To=1, Tc=0, TB= CO & TA=1300 If up=0 & down=1, To=1, TC=0, TQ=00 & TA=1300

Bin asy counted with parallel load:

counteres employed in digital hysterns quiet often require pasallel load capability for transferring an initial binary number into the country position to the count operation.

tollowing they shows a logic diagram of 4-bir suggest that was a prevalled wand capability and can operate. (39)



tig: 4-bit binday wurter with parallel head

clear	elk	wad	count	Function
0	X	×	X	clear to zero
- 1	ſ	1	*	Load inputs
1	1	O	Ĭ	court next binary Atah
1	ſ	0	0	No change.


- -) when the input local control is equal to 1 disables the court open tion and causes a transfer of data grown the 4 data 1995 into the 4 His.
- -> It both control insuls (load & went) are "o", the clock pulses do not change the water of registers.
- -> The operation of the country is summarized in Table. The 4 control iff's : clear, clock, had a count determines the next state.

(18) Flip- Flop Timing

In designing practical aligital systems with 41t's we have to consider 3 important parameters

- 1) set up time (3) Propagation delay 3 hold time


Set up time: It is the minimum time required to maintain a constant voltage levels (data) at the excitation ilp's x prior to the triggering edge of clock pulse in order for the levels to be seliably clocked into Ht. It is denoted as testup.



Hold time: It is the min time for which the voltage levels (data) at the excitation inputs must remain constant after the triggeting edge of the Lock pulse in order to the levels to be reliably docked into HIF. It is denoted by thold.

Propagation delay: It is the time required to change the old after application of the ilp. several propagation delays are important in

1) propagation delay (tplH):- It is measured from the triggering edge of clock pulse (or) the preset Elp to the LOW to high transition of olp.



propagation delay (tphe):- It is measured from triggering edge of the clock pulse (80 clear ilp to the high to low transition of the clip.

veedly 50.1.

olp 50.1.

olp 50.1.

olp 50.1.

1 Differences blw combinational circuits & sequential circuits

Combinational Circuits

- 1 In combinational circuit, the olf voriables are dependent on the present values of ils voriables.
 - @ marroly unit is not present in combinational circuits.
 - 3) combinational circuits are easy
 - (4) combinational circuits are fallow in speed because the delay bis input and output is due to propagation delay of gares. Exi- parallel addis

sequential circuit

- 1 In requestial circuits, the old variables but depend not only on the present values of ilp Vibles but also the past values of ill variables.
- @ memory unit is required to stou the past history of ele vortiables in the exquential circuit.
- 3 sequential circuits are compar -tively harder to design.
 - 1 Sequential circuits are shower than combinational circuits.

En: Serial addes.

requestial circuits Differences blw synchronous & Asychronous

synchronous sequential &

- 1) In synchronous circuit, memory duments are docked fly's.
- @ In synchronous circuits, the change in ilp lignals can affect memory dement upon the activation of clock signal affect memory element at
- (3) Easier to durigo
- (i) the man operating speed of clock depends on time delays involved.

Asynchronous sequential


- 1 In Asynchronous circuits memory elements are either latches (8) time delay elements.
- @ In anynathonous circuits, change in input signals com
- 3 difficult to design
- (i) Because of absence of clock, asynchronows circuit com operate puter than synchronous ريد دستها.

. other counters!

counters can be designed to generate any desired sequence of states. A divide by it country (ds modulo-10 country is a counter that goes through a repeated sequence of N states. countries are used to generate tirring signals to control the sequence of operations in a digital systems. country can also be construited by means of shift registers. In this section, we see a few enamples of rankindly counters.

Timing signals that control the sequence of operations Ring Counter! in a digital system can be generated by a stript register con by a


A ring counter in a circular ship register with only country with a decoder. one the being per ar any posticular time, all others are cleased. The lingle bit is shipped from one Hf to the next to produce the requence of timing signals, fig shows a 4-bit shift register connected as a ring counter. The initial value of the register is 1000 and sequires preset clear Ht's. The "chr' pleamed by "pre" makes the ole of 1st stage to 1' and remaining de's are 'o' i.e apr 2



circuit has a sequence of 4 states listed in table.

clock	O.A	Q B	۹ر	Q _D
pulse.	1	0	0	0
0	0	ſ	٥	0
2	0	0	1	O
3	0	0	0	l
4	1	0	Ю	0

As shown in Table, 'i' is retained in the country and simply shipped around the sing, advancing one stage for each clock. pulse. In this case 4 exages of fly's are used, so a sequence of 4 states is produced and repeated. Fig shows the timing sequence for a 4-bit ring counter.



tig! - Timing sequence for a 4-bit sing counter.

The ring courter can be used for courting the no. of pulsey. The not of pulses counted is read by noting which tit is in state 11. No decoding circuitry is required.

-> The sung counters suffer from one major problem if its single the country goes to state 0000 and stays thereforever.


Alternatively, the timing signals can be generated by a 2-bit counter that goes and 2 to 4 decoder. The decoder shown in tig decodes the 4 states of counter and generates the required requeste any timing bignals.

2-10-4 de 10 de s court enable

Note: To generate in timing signals, we need either a wift register with 2n Ht's (80 an n-bit binary counter to getter with n to 2n decoder.

It is also possible to generate the tirring signals with a combination of a shift sugister and a decoder. In this the no. of 11t's in less than that in a ring countree and the decoder required only 2-input gates. This combination is called a Johnson counter (or) switch tout counter.

The wo. of states can be doubted by the shift register in counter as a switch tail ring counter. A switch-tail ring counter is a circular with register with the complemented of of last flt connected to the ill of 1th flt as shown in tig.



the register whites its contents once to the right with every clock pulle and at the same time the complemented value of E flf in transpersed into the A flf. Starting from a cleased state, counter goes through 8 states as littled in table.

sequence number	FLF ONTPWK ABCE	required fol olp
1	0 0 0 0	AB
2	1100	ر د ا د وا
3 4	, , 10	AB
5	1 1 1 1	A'B
6	0 1 1	را و را و
‡	0001	()
8	5	4

starting from all o's, each shift operation insects is from the left until the register is filled with all i's. In the next sequence, o's one insected from the left until register is again fined with all o's.

a johnson counter in a K-bit switch tail ting counter with 2K decoding gates to provide old's for 2K timing signals. The 8 AND getter listed in the table when connected to the circuit, will complete the constituction of Johnson counter.

UNIT-II GATE LEVEL MINIMISATION.

* We know that the boolean functions can be realized using logic gates. The total number of logic gates and literals can be neduced, if the boolean function is simplified. The simplification of a boolean function is nequired for reducing the complexity and cost of the designing of its logic circuit.

* During the process of simplification using boolean algebra one must know the boolean laws, mules, propenties and theorems thoroughly. And also it is negulied to predict the successive steps to get the simplest expression.

It is also called as karnaugh map method (or) k-map method.

* The map method wou first proposed by Veitch and modified by Karnaugh. And hence map method is also called as Veitch diagram (or) Karnaugh-map.

The map method (01) Karnaugh-map (01) K-map method;

- Square box is called as a cell that represents either a minterm or a max term.
- The simplified function produced using K-map is present in any one of the standard forms ie either in product of sums (pos) form or in sum of products form.
- and each term should have hinimum number of literals.

PLDs

1. INTRODUCTION:

An IC that contains large numbers of gates, flip-flops, etc. that can be configured by the user to perform different functions is called a Programmable Logic Device (PLD). It permits elaborate digital logic designs to be implemented by the user on a single device. The internal logic gates and/or connections of PLDs can be changed/configured by a programming process.

Comparison: programmable logic Vs fixed logic

The fixed logic system has circuits whose configurations are permanent. Their instructions perform only a fixed set of operations repeatedly. Once manufactured and programmed, the logic cannot be changed. This system is a fantastic asset for repeated tasks.

But one tiny mistake in the manufacturing process like uploading the wrong code in the device, and the entire system is discarded, and a new design is developed. That's quite some risk that companies aren't willing to take unless necessary. Additionally, fixed logic does not allow the users to expand or build on their existing functionalities.

Thus, we need something more flexible, easy to work, and more cost-efficient. Thus, programmable logic comes to the rescue. It is easy-to-program, affordable and equipped with better features. Inexpensive software is used to develop, code and test the required design. This design is then programmed into a device and tested in a live electronic circuit.


The corresponding performance then decides if the logic needs to be altered, or if the prototype is fit to be determined as the final design itself. The fixed logic system thus offers limited usability; a programmable logic seems more feasible and beneficial.

Implementing Boolean functions:


Every Boolean logic can be decomposed into product-of-sum (POS) or sum-of-product by Karnaugh map(k-map),

$$S = A \oplus B \oplus C = \overline{ABC} + \overline{ABC} + A\overline{BC} + A\overline{BC} + ABC$$
$$= (A + B + \overline{C})(A + \overline{B} + C)(\overline{A} + B + C)(\overline{A} + \overline{B} + \overline{C})$$


PLDs are typically built with an array of AND gates (AND-array) and an array of OR gates (OR-array) to implement the sum-of-products as shown in figure.



In order to show the internal logic diagram for such technologies in a concise form, it is necessary to have special symbols for array logic. Figure shows the conventional and array logic symbols for a multiple input AND and a multiple input OR gate.



One of the simplest programming technologies is to use fuses. In the original state of the device, all the fuses are intact. Programming the device involves blowing those fuses along the paths that must be removed in order to obtain the particular configuration of the desired logic function. Anti-fuse employs a thin barrier of non-conducting amorphous silicon between two metal conductors. Usually in mesh structure. When a sufficiently high voltage is applied across the amorphous silicon it is turned into a polycrystalline silicon-metal alloy with a low resistance, which is conductive



Problems of using standard ICs: Problems of using standard ICs in logic design are that they require hundreds or thousands of these ICs, considerable amount of circuit board space, a great deal of time and cost in inserting, soldering, and testing. Also require keeping a significant inventory of ICs.

Advantages of using PLDs: Advantages of using PLDs are less board space, faster, lower power requirements (i.e., smaller power supplies), less costly assembly processes, higher reliability (fewer ICs and circuit connections means easier troubleshooting), and availability of design software.

Types of PLDs:


PLDs are broadly classified into simple and complex programmable logic devices Further, this is grouped as,

- SPLDs (Simple Programmable Logic Devices)
 - ROM (Read-Only Memory)
 - PLA (Programmable Logic Array)
 - PAL (Programmable Array Logic)
 - GAL (Generic Array Logic)

- HCPLD (High Capacity Programmable Logic Device)
 - CPLD (Complex Programmable Logic Device)
 - FPGA (Field-Programmable Gate Array)

Programmable Connections in PLDs:

The programmable connections of AND-OR arrays for different types of PLDs are described here. Figure shows the locations of the programmable connections for the three types.



The PROM (Programmable Read Only Memory) has a fixed AND array (constructed as a decoder) and programmable connections for the output OR gates array. The PROM implements Boolean functions in sum-of-minterms form. The PAL (Programmable Array Logic) device has a programmable AND array and fixed connections for the OR array. The PLA (Programmable Logic Array) has programmable connections for both AND and OR arrays. So it is the most flexible type of PLD.

Applications of Programmable Logic Devices:


- Glue Logic
- State Machines
- Counters

- Synchronization
- Decoders
- Bus Interfaces
- Parallel-to-Serial
- Serial-to-Parallel

2. PROGRAMMABLE LOGIC ARRAY (PLA):

In PLAs, instead of using a decoder as in PROMs, a number (k) of AND gates is used where k < 2, (n is the number of inputs). Each of the AND gates can be programmed to generate a product term of the input variables and does not generate all the minterms as in the ROM. The AND and OR gates inside the PLA are initially fabricated with the links (fuses) among them. The specific Boolean functions are implemented in sum of products form by opening appropriate links and leaving the desired connections.

A block diagram of the PLA is shown in the figure. It consists of n inputs, m outputs, and k product terms. The product terms constitute a group of k AND gates each of 2n inputs. Links are inserted between all n inputs and their complement values to each of the AND gates. Links are also provided between the outputs of the AND gates and the inputs of the OR gates.



Since PLA has m-outputs, the number of OR gates is m. The output of each OR gate goes to an XOR gate, where the other input has two sets of links, one connected to logic 0 and other to logic 1. It allows the output function to be generated either in the true form or in the complement form. The output is inverted when the XOR input is connected to 1 (since $X \oplus 1 = X$). The output does not change when the XOR input is connected to 0 (since $X \oplus 0 = X$). Thus, the total number of programmable links is $2n \times k + k \times m + 2m$.


The size of the PLA is specified by the number of inputs (n), the number of product terms (k), and the number of outputs (m), (the number of sum terms is equal to the number of outputs).


Example 1:

Implement the combinational circuit having the shown truth table, using PLA.

A	В	C	F_{I}	F_2
0	0	0	1	1
0	0	1	1	0
0	1	0	1	0
0	1	1	0	0
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	0	1

Each product term in the expression requires an AND gate. To minimize the cost, it is necessary to simplify the function to a minimum number of product terms.





Designing using a PLA, a careful investigation must be taken in order to reduce the distinct product terms. Both the true and complement forms of each function should be simplified to see which one can be expressed with fewer product terms and which one provides product terms that are common to other functions.

The combination that gives a minimum number of product terms is,


$$F_1 = AB + AC + BC \text{ or } F_1 = (AB + AC + BC)$$

 $F_2 = AB + AC + A'B'C'$

This gives only 4 distinct product terms: AB, AC, BC, and A'B'C'. So the PLA table will be as follows,

	PLA p	PLA programming table					
			Out	puts			
	Product term	Inputs ABC	(C) F ₁	(T) F ₂			
AB	1	11-	1	1			
AC	2	1 - 1	1	1			
BC	3	- 1 1	1	_			
ĀBC	4	0 0 0	-	1			

For each product term, the inputs are marked with 1, 0, or - (dash). If a variable in the product term appears in its normal form (unprimed), the corresponding input variable is marked with a 1. A I in the Inputs column specifies a path from the corresponding input to the input of the AND gate that forms the product term. A θ in the Inputs column specifies a path from the corresponding complemented input to the input of the AND gate. A dash specifies no connection.




The appropriate fuses are blown and the ones left intact form the desired paths. It is assumed that the open terminals in the AND gate behave like a 1 input.

In the Outputs column, a T (true) specifies that the other input of the corresponding XOR gate can be connected to 0, and a C (complement) specifies a connection to 1.


Note that output F_1 is the normal (or true) output even though a C (for complement) is marked over it. This is because F_1 ' is generated with AND-OR circuit prior to the output XOR. The output XOR complements the function F_1 ' to produce the true F_1 output as its second input is connected to logic 1.

Example 2:

All possible connections are available before programming as follows,



Unwanted connections are blown in the fuse (normally connected, break the unwanted ones) and in the anti-fuse (normally disconnected, make the wanted ones) *after programming* for the given example as follows,



Limitations of PLAs

PLAs come in various sizes. Typical size is 16 inputs, 32 product terms, 8 outputs

- Each AND gate has large fan-in. This limits the number of inputs that can be provided in a PLA
- o 16 inputs forms 2¹⁶, possible input combinations; only 32 permitted (since 32 AND gates) in a typical PLA
- o 32 AND terms permitted large fan-in for OR gates as well
 - This makes PLAs slower and slightly more expensive than some alternatives to be discussed shortly
- o 8 outputs could have shared min-terms, but not required

Applications of PLA:

- PLA is used to provide control over datapath.
- PLA is used as a counter.
- PLA is used as a decoders.
- PLA is used as a BUS interface in programmed I/O.

3. PROGRAMMABLE READ ONLY MEMORY (PROM):

Read Only Memory (ROM) is a memory device, which stores the binary information permanently. If the ROM has programmable feature, then it is called as Programmable ROM PROM. The user has the flexibility to program the binary information electrically once by using PROM programmer. The input lines to the AND array are hard-wired and the output lines to the OR array are programmable. Thus, we generate 2ⁿ product terms using 2ⁿ AND gates having n inputs each, using n x 2ⁿ decoder. This decoder generates 'n' min-terms. Each AND gate generates one of the possible AND products (i.e., min-terms).

Given a 2^k x n ROM, we can implement ANY combinational circuit with at most k inputs and at most n outputs. Because,

- ➤ k-to-2^k decoder will generate all 2^k possible min-terms
- \triangleright Each of the OR gates must implement a Σ m()
- \triangleright Each Σ m() can be programmed

The procedure for implementing a ROM-based circuit is as follows for the given example,

$$f(a,b,c) = a'b' + abc$$

 $g(a,b,c) = a'b'c' + ab + bc$
 $h(a,b,c) = a'b' + c$

and its solution can be obtained as,


Express f(), g(), and h() in $\Sigma m()$ format (use truth tables)

Program the ROM based on the 3 Σ m()'s

Example:

There are 3 inputs and 3 outputs, thus we need a 8x3 ROM block.

- $f = \Sigma m(0, 1, 7)$
- $g = \Sigma m(0, 3, 6, 7)$
- $h = \Sigma m(0, 1, 3, 5, 7)$



Another practical application of PROM device is BCD to 7 Segment Display Controller and the corresponding input and output relationship are shown in the following table.

ABCD	C	C1	C2	2 C3	C4	C5	C6
0000	1	1	1	1	1	1	0
0001	0	1	1	0	0	0	0
0010	1	1	0	1	1	0	1
0011	1	1	1	1	0	0	1
0100	0	1	1	0	0	1	1
0101	1	0	1	1	0	1	1
0110	1	0	1	1	1	1	1
0111	1	1	1	0	0	0	0
1000	1	1	1	1	1	1	1
1001	1	1	1	0	0	1	1
1010	X	X	X	X	X	X	X
1011	X	X	X	X	X	X	X
1100	X	X	X	X	X	X	X
1101	X	X	X	X	X	X	X
1110	X	X	X	X	X	X	X
0111	X	X	X	X	X	X	X

Comparison: ROM Vs PLA


- ROM approach advantageous when
 - design time is short (no need to minimize output functions)
 - most input combinations are needed (e.g., code converters)
 - little sharing of product terms among output functions
- □ ROM problems
 - size doubles for each additional input (32x4 for Calendar example)
 - can't exploit don't cares
- PLA approach advantageous when
 - design tools are available for multi-output minimization
 - > there are relatively few unique minterm combinations
 - > many minterms are shared among the output functions
 - Supports multilevel implementation using feedback
- □ PAL problems
 - > constrained fan-ins on OR plane
 - Difficulty of common term re-use??

4. PROGRAMMABLE ARRAY LOGIC (PAL):

PAL is a programmable logic device that has Programmable AND array & fixed OR array. The advantage of PAL is that we can generate only the required product terms of Boolean function instead of generating all the min terms by using programmable AND gates. As only AND gates are programmable, the PAL device is easier to program but it is not as flexible as the PLA. Here, the inputs of AND gates are programmable. That means each AND gate has both normal and complemented inputs of variables. So, based on the requirement, we can program any of those inputs. So, we can generate only the required product terms by using these AND gates. Here, the inputs of OR gates are not of programmable type. So, the number of inputs to each OR gate will be of fixed type. Hence, apply those required product terms to each OR gate as inputs. Therefore, the outputs of PAL will be in the form of sum of products form.

The device shown in the below figure has 4 inputs and 4 outputs. Each input has a buffer-inverter gate, and each output is generated by a fixed OR gate. The device has 4 sections, each composed of a 3-wide AND-OR array, meaning that there are 3 programmable AND gates in each section.

Each AND gate has 10 programmable input connections indicating by 10 vertical lines intersecting each horizontal line. The horizontal line symbolizes the multiple input configuration of an AND gate. One of the outputs $\mathbf{F_1}$ is connected to a buffer-inverter gate and is fed back into the inputs of the AND gates through programmed connections.



Designing using a PAL device, the Boolean functions must be simplified to fit into each section. The number of product terms in each section is fixed and if the number of terms in the function is too large, it may be necessary to use two or more sections to implement one Boolean function.

Example:

Implement the following Boolean functions using the PAL device as shown above,

 $W(A, B, C, D) = \Sigma m(2, 12, 13)$

 $X(A, B, C, D) = \Sigma m(7, 8, 9, 10, 11, 12, 13, 14, 15)$

 $Y(A, B, C, D) = \Sigma m(0, 2, 3, 4, 5, 6, 7, 8, 10, 11, 15)$

 $Z(A, B, C, D) = \Sigma m(1, 2, 8, 12, 13)$

Simplifying the 4 functions to a minimum number of terms results in the following Boolean functions:

W = ABC' + A'B'CD'

X = A + BCD


Y = A'B + CD + B'D'

Z = ABC' + A'B'CD + AC'D' + A'B'C'D = W + AC'D' + A'B'C'D

Note that the function for \mathbf{Z} has four product terms. The logical sum of two of these terms is equal to \mathbf{W} . Thus, by using \mathbf{W} , it is possible to reduce the number of terms for \mathbf{Z} from four to three, so that the function can fit into the given PAL device.

		AI				
Product term	A	В	С	D	w	Outputs
1	1	1	0	_	_	$W = AB\overline{C}$
2	0	0	1	0	-	$+\overline{A}\overline{B}C\overline{D}$
3	_	_	_	_	_	
4	1	_	_		_	X = A
5	_	1	1	1	-	+BCD
6	_	_	_	_	_	
7	0	1	_	_	-	$Y = \overline{A}B$
8	_	_	1	1	_	+CD
9	_	0	_	0	_	$+\overline{B}\overline{D}$
10	_	_	_	_	1	Z = W
11	1	_	0	0	_	$+A\overline{C}\overline{D}$ $+A\overline{B}\overline{C}D$
12	0	0	0	1	-	$+\overline{A}\overline{B}\overline{C}D$

The PAL programming table is similar to the table used for the PLA, except that only the inputs of the AND gates need to be programmed. The following figure shows the connection map for the PAL device, as specified in the programming table.



Since both W and X have two product terms, third AND gate is not used. If all the inputs to this AND gate left intact, then its output will always be 0, because it receives both the true and complement of each input variable i.e., AA' = 0

Inferences:

If an I/O pin's output-control gate produces a constant 1, the output is always enabled, but the pin may still be used as an input too.

Outputs can be used to generate first-pass "helper terms" for logic functions that cannot be performed in a single pass with the limited number of AND terms available for a single output.

Comparison: PAL Vs PLA

- PALs have the same limitations as PLAs (small number of allowed AND terms) plus they have a fixed OR plane i.e., less flexibility than PLAs
- PALs are simpler to manufacture, cheaper, and faster (better performance)
- PALs also often have extra circuitry connected to the output of each OR gate
 - The OR gate plus this circuitry is called a macro-cell

Comparison of ROM, PAL and PLA

- ☐ ROM full AND plane, general OR plane
 - cheap (high-volume component)
 - > can implement any function of n inputs
 - > medium speed
- □ PAL programmable AND plane, fixed OR plane
 - > intermediate cost
 - > can implement functions limited by number of terms
 - high speed (only one programmable plane that is much smaller than ROM's decoder)
- □ PLA programmable AND and OR planes
 - most expensive (most complex in design, need more sophisticated tools)
 - > can implement any function up to a product term limit
 - slow (two programmable planes)


3. COMPLEX PROGRAMMABLE LOGIC DEVICES (CPLDs):

A CPLD contains a bunch of PLD blocks whose inputs and outputs are connected together by a global interconnection matrix. A CPLD is an arrangement of many SPLD-like blocks on a single chip. These circuit blocks might be either PAL-like or PLA-like blocks. Thus a CPLD has two levels of programmability: each PLD block can be programmed, and then the interconnections between the PLDs can be programmed.

Characteristics:

- They have a higher input to logic gate ratio.
- These devices are denser than SPLDs but have better functional abilities.
- CPLDs are based on EPROM or EEPROM technology.
- If you require a larger number of macrocells for a given application, ranging anywhere between 32 to 1000 macrocells, then a Complex Programmable Logic Device is the solution.

• Thus, we use CPLD in applications involving larger I/Os, but data processing is relatively low.



CASE STUDY: Xilinx XC9500 CPLD Family:

The Xilinx XC9500 series is a family of CPLDs with a similar architecture but varying numbers of external input/output (I/O) pins and internal PLDs which is called as function blocks (FBs). Each internal PLD has 36 inputs and 18 macrocells according to the number of chip family. Macro-cells whose outputs are usable only internally are sometimes called buried macrocells.





Figure shows the block diagram of the internal architecture of a typical XC9500-family CPLD. The external I/O pins can be used as input, output or bi-directional pins according to device programming. The pins marked I/O/GCK, I/O/GSR and I/O/GTS are special purpose

pins. Any of these pins can be used as global clocks (GCK). The same pin can be used as an asynchronous preset or clear. Two or four pins can be used as global three state controls (GTS).

Function Block Architecture


The basic structure of an XC9500 FB is shown in following figure. The programmable AND array has just 90 product terms. It has fewer AND terms per microcell. Each FB will receive 36 signals from the switch matrix, the macrocell outputs from each of the FB and the external inputs from the I/O pins are applied to the switching matrix. Each FB has 18 outputs which run "under" the switch matrix and connect to the I/O blocks. These signals are only the output enable signals for the I/O block output drivers



Macrocell:

The XC9500 and other CPLDs have product-term allocators that allow a macrocell's unused product terms to be used by other nearby macrocells in the same FB. Figure shows the logic diagram of the XC9500 product-term allocator and macrocell. In this figure, the rectangular boxes labelled S1-S8 are programmable signal-steering elements that connect their input to one of their two or three outputs. The trapezoidal boxes labeled M1-M5 are programmable multiplexers that connect one of their two to four inputs to their output. The five AND gates associated with the macrocell appear on the left-hand side of the figure. Each one is connected to a signal-steering box whose top output connects the product term to the macrocell's main OR gate G4. Considering just this, only five product terms are available per macrocell. However, the top, sixth input of G4 connects to another OR gate G3 that receives product terms from the macrocells above and below the current one. Any of the macrocell's product terms that are not otherwise used can be steered through S1-S5 to be combined in an OR gate G1 whose output can eventually be steered to the macrocell above or below by S8. Before steering, product-term allocator these product terms may be combined with product terms from below or above through S6, S7, and G2. Thus, product terms can be "daisy-chained" through successive macrocells to create larger sums of products. In principle, all 90 product

terms in the FB could be combined and steered to one macrocell, although that would leave 17 out of the FB's 18 macrocells with no product terms at all.



Switch Matrix:

The Fast CONNECT switch matrix connects signals to the FB inputs. All IOB outputs (corresponding to user pin inputs) and all FB outputs drive the Fast CONNECT matrix. Any of these (up to a FB fan-in limit of 36) may be selected, through user programming, to drive each FB with a uniform delay. The switch matrix is capable of combining multiple internal connections into a single wired-AND output before driving the destination FB. This provides additional logic capability and increases the effective logic fan-in of the destination FB without any additional timing delay.

I/O Block:

The I/O Block (IOB) interfaces between the internal logic and the device user I/O pins. Each IOB includes an input buffer, output driver, output enable selection multiplexer, and user programmable ground control. The input buffer is compatible with standard 5V CMOS, 5V TTL, and 3.3V signal levels. The input buffer uses the internal 5V voltage supply (VCCINT) to ensure that the input thresholds are constant and do not vary with the VCCIO voltage.

The output enable may be generated from one of four options: a product term signal from the macrocell, any of the global OE signals, always [1], or always [0]. There are two global output enables for devices with up to 144 macrocells, and four global output enables for


the rest of the devices. Both polarities of any of the global 3-state control (GTS) pins may be used within the device.

Features:

- High-performance
- Large density range: 36 to 288 macrocells with 800 to 6,400 usable gates
- 5V in-system programmable
- Endurance of 10,000 program/erase cycles
- Program/erase over full commercial voltage and temperature range
- Enhanced pin-locking architecture
- Flexible 36V18 Function Block
- 90 product terms drive any or all of 18 macrocells within Function Block
- Global and product term clocks, output enables, set and reset signals
- Extensive IEEE Std 1149.1 boundary-scan (JTAG) support
- Programmable power reduction mode in each macrocell
- Slew rate control on individual outputs User programmable ground pin capability
- Extended pattern security features for design protection
- High-drive 24 mA outputs
- 3.3V or 5V I/O capability

Example:

Use a CPLD to implement the function, $f = x_1x_3x_6' + x_1x_4x_5x_6' + x_2x_3x_7 + x_2x_4x_5x_7$ (from interconnection wires)



Applications of CPLD:


- Complex programmable logic devices are ideal for high performance, critical control
 applications.
- CPLD can be used in digital designs to perform the functions of boot loader
- CPLD is used for loading the configuration data of a field programmable gate array from non-volatile memory.
- Generally, these are used in small design applications like address decoding
- CPLDs are frequently used many applications like in cost sensitive, battery operated portable devices due to its low size and usage of low power.

4. FIELD PROGRAMMABLE GATE ARRAYS (FPGAs):

A Field Programmable Gate Array has an entire logic system integrated on a single chip. It offers excellent flexibility for reprogramming to the system designers. Logic circuitry involving more than a thousand gates use FPGAs. Compared to a normal custom system chip, the FPGA has ten times better integration density.

The FPGA consists of 3 main structures:

- 1. Programmable logic structure,
- 2. Programmable routing structure, and
- 3. Programmable Input/Output (I/O).



Programmable Logic Structure:

The programmable logic structure FPGA consists of a 2-dimensional array of configurable logic blocks (CLBs). These logic blocks have a lookup table in which the sequential circuitry is implemented. Each CLB can be configured (programmed) to implement

any Boolean function of its input variables. Typically CLBs have between 4-6 input variables.

Functions of larger number of variables are implemented using more than one CLB. In addition, each CLB typically contains 1 or 2 FFs to allow implementation of sequential logic.

Large designs are partitioned and mapped to a number of CLBs with each CLB configured (programmed) to perform a particular function. These CLBs are then connected together to fully implement the target design. Connecting the CLBs is done using the FPGA programmable routing structure.

Configurable Logic Blocks (CLBs):

Look-up Table (LUT)-Based CLB:

The basic unit of look-up table based FPGAs is the configurable logic block. The configurable logic block implements the logic functions. The look-up table based FPGA is the Xilinx 4000-series FPGA. Further, configurable logic block implements functions.

PLA-Based CLB:

PLA-based FPGA devices are based on conventional PLDs. The important advantage of this structure is the logic circuits are implemented using only a few level logic. To improve integration density logic expander is used.


Multiplexer-Based CLB:

In Multiplexer-based FPGAs to implement the logic circuits the multiplexers are used. The main advantage of multiplexer-based FPGA is to provide more functionality by using minimum transistors. Due to large number of inputs, multiplexer-based FPGAs place high demands on routing.

CASE STUDY: Xilinx 4000 FPGA Family:

The principle CLB elements are shown in following figure. Each CLB contains a pair of flip-flops and two independent 4-input function generators. These function generators have a good deal of flexibility as most combinatorial logic functions need less than four inputs. Thirteen CLB inputs and four CLB outputs provide access to the functional flip-flops. Configurable Logic Blocks implement most of the logic in an FPGA. Two 4-input function generators (F and G) offer unrestricted versatility. Most combinatorial logic functions need four or fewer inputs. However, a third function generator (H) is provided. The H function generator has three inputs. One or both of these inputs can be the outputs of F and G; the other

input(s) are from outside the CLB. The CLB can therefore implement certain functions of up to nine variables, like parity check or expandable-identity comparison of two sets of four inputs.



Each CLB contains two flip-flops that can be used to store the function generator outputs. However, the flip-flops and function generators can also be used independently. DIN can be used as a direct input to either of the two flip-flops. H1 can drive the other flip-flop through the H function generator. Function generator outputs can also be accessed from outside the CLB, using two outputs independent of the flip-flop outputs. This versatility increases logic density and simplifies routing. Thirteen CLB inputs and four CLB outputs provide access to the function generators and flip-flops. These inputs and outputs connect to the programmable interconnect resources outside the block.

Four independent inputs are provided to each of two function generators (F1 - F4 and G1 - G4). These function generators, whose outputs are labelled F' and G', are each capable of implementing any arbitrarily defined Boolean function of four inputs. The function generators are implemented as memory look-up tables. The propagation delay is therefore independent of the function implemented. A third function generator, labelled H', can implement any Boolean function of its three inputs. Two of these inputs can optionally be the F' and G' functional generator out-puts. Alternatively, one or both of these inputs can come from outside the CLB (H2, H0). The third input must come from outside the block (H1).

Signals from the function generators can exit the CLB on two outputs. F' or H' can be connected to the X output. G' or H' can be connected to the Y output. A CLB can be used to implement any of the following functions:

- any function of up to four variables, plus any second function of up to four unrelated variables, plus any third function of up to three unrelated variables
- any single function of five variables
- any function of four variables together with some functions of six variables
- some functions of up to nine variables


Implementing wide functions in a single block reduces both the number of blocks required and the delay in the signal path, achieving both increased density and speed. The versatility of the CLB function generators significantly improves system speed. In addition, the design-software tools can deal with each function generator independently. This flexibility improves cell usage.

The flexibilty and symmetry of the CLB architecture facilitates the placement and routing of a given application. Since the function generators and flip-flops have independent inputs and outputs, each can be treated as a separate entity during placement to achieve high packing density. Inputs, outputs and the functions themselves can freely swap positions within thew CLB to avoid routing congestion during the placement and routing operation.

Programmable Routing Structure:


To allow for flexible interconnection of CLBs, FPGAs have 3 programmable routing resources:

- 1. Vertical and horizontal routing channels which consist of different length wires that can be connected together if needed. These channel run vertically and horizontally between columns and rows of CLBs as shown in the Figure.
- 2. Connection boxes, which are a set of programmable links that can connect input and output pins of the CLBs to wires of the vertical or the horizontal routing channels.
- 3. Switch boxes, located at the intersection of the vertical and horizontal channels. These are a set of programmable links that can connect wire segments in the horizontal and vertical channels.



Programmable I/O:

These are mainly buffers that can be configured either as input buffers, output buffers or input/output buffers. They allow the pins of the FPGA chip to function either as input pins, output pins or input/output pins. The IOBs provide a simple interface between the internal user logic and the package pins.



Input Signals:

Two paths, labelled I1 and I2, bring input signals into the array. Inputs also connect to an input register that can be programmed as either an edge-triggered flip-flop or a level-sensitive transparent-Low latch. The choice is made by placing the appropriate primitive from the symbol library. The inputs can be globally configured for either TTL (1.2V) or CMOS (2.5V) thresholds.

The two global adjustments of input threshold and output level are independent of each other. There is a slight hysteresis of about 300mV. Seperate clock signals are provided for the input and output registers; these clocks can be inverted, generating either falling-edge or rising-edge triggered flip-flops. As is the case with the CLB registers, a global set/reset signal can be used to set or clear the input and output registers whenever the RESET net is alive.

Registered Inputs:

The I1 and I2 signals that exit the block can each carry either the direct or registered input signal. The input and output storage elements in each IOB have a common clock enable input, which through configuration can be activated individually for the input or output flip-

flop or both. This clock enable operates exactly like the EC pin on the XC4000E CLB. It cannot be inverted within the IOB.

Example:

Use an FPGA with 2 input LUTS to implement the function,

$$f = x_1 x_3 x_6 ' + x_1 x_4 x_5 x_6 ' + x_2 x_3 x_7 + x_2 x_4 x_5 x_7 \\$$


Fan-in of expression is too large for FPGA. This was simple to do in a CPLD

Factor f to get sub-expressions with max fan-in = 2


$$f = x_1x_6'(x_3 + x_4x_5) + x_2x_7(x_3 + x_4x_5)$$

=
$$(x_1x_6' + x_2x_7)(x_3 + x_4x_5)$$
 (Implementation shown in figure)

Could use Shannon's expansion instead. Goal is to build expressions out of 2-input LUTs



Example for four and three input functions:



Applications of FPGAs:

- > Implementation of random logic
 - > easier changes at system-level (one device is modified)
 - > can eliminate need for full-custom chips
- Prototyping
 - > ensemble of gate arrays used to emulate a circuit to be manufactured
 - > get more/better/faster debugging done than possible with simulation
- > Reconfigurable hardware
 - > one hardware block used to implement more than one function
 - ➤ functions must be mutually-exclusive in time
 - > can greatly reduce cost while enhancing flexibility
 - > RAM-based only option
- > Special-purpose computation engines
 - hardware dedicated to solving one problem (or class of problems)
 - > accelerators attached to general-purpose computers